Fig. 1: Block diagram of a TX. The data first enters a series of multiplexers (MUX) where each successive stage halves the number of inputs and doubles the data rate at the output until there is one ...