0% found this document useful (0 votes)
357 views6 pages

TDA4661 Baseband Delay Line Specs

This document provides product specifications for the TDA4661 baseband delay line integrated circuit from Philips Semiconductors. The TDA4661 features include two comb filters to provide one line delay time of 64 microseconds, handles negative or positive color-difference input signals, and suppresses crosstalk between SECAM color carriers. It has inputs for ±(R-Y) and ±(B-Y) color-difference signals and corresponding delayed outputs.

Uploaded by

Thoni Tsaqif BR
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
357 views6 pages

TDA4661 Baseband Delay Line Specs

This document provides product specifications for the TDA4661 baseband delay line integrated circuit from Philips Semiconductors. The TDA4661 features include two comb filters to provide one line delay time of 64 microseconds, handles negative or positive color-difference input signals, and suppresses crosstalk between SECAM color carriers. It has inputs for ±(R-Y) and ±(B-Y) color-difference signals and corresponding delayed outputs.

Uploaded by

Thoni Tsaqif BR
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

Philips Semiconductors Product specification

Baseband delay line TDA4661

FEATURES GENERAL DESCRIPTION


• Two comb filters, using the switched-capacitor The TDA4661 is an integrated baseband delay line circuit
technique, for one line delay time (64 µs) with one line delay. It is suitable for decoders with
• Adjustment-free application colour-difference signal outputs ±(R−Y) and ±(B−Y).

• No crosstalk between SECAM colour carriers (diaphoty)


• Handles negative or positive colour-difference input
signals
• Clamping of AC-coupled input signals (±(R−Y) and
±(B−Y))
• VCO without external components
• 3 MHz internal clock signal derived from a 6 MHz CCO,
line-locked by the sandcastle pulse (64 µs line)
• Sample-and-hold circuits and low-pass filters to
suppress the 3 MHz clock signal
• Addition of delayed and non-delayed output signals
• Output buffer amplifiers
• Comb filtering functions for NTSC colour-difference
signals to suppress cross-colour.

QUICK REFERENCE DATA

SYMBOL PARAMETER MIN. TYP. MAX. UNIT


VP1 analog supply voltage (pin 9) 4.5 5 6 V
VP2 digital supply voltage (pin 1) 4.5 5 6 V
IP(tot) total supply current − 4.9 7.0 mA
VI ±(R−Y) input signal PAL/NTSC (peak-to-peak value; pin 16) − 525 − mV
±(B−Y) input signal PAL/NTSC (peak-to-peak value; pin 14) − 665 − mV
±(R−Y) input signal SECAM (peak-to-peak value; pin 16) − 1.05 − V
±(B−Y) input signal SECAM (peak-to-peak value; pin 14) − 1.33 − V
Gv gain VO / VI of colour-difference output signals
V11 / V16 for PAL and NTSC 5.3 5.8 6.3 dB
V12 / V14 for PAL and NTSC 5.3 5.8 6.3 dB
V11 / V16 for SECAM −0.6 −0.1 +0.4 dB
V12 / V14 for SECAM −0.6 −0.1 +0.4 dB

ORDERING INFORMATION

TYPE PACKAGE
NUMBER NAME DESCRIPTION VERSION
TDA4661 DIP16 plastic dual in-line package; 16 leads (300 mil) long body SOT38-4
TDA4661T SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1

December 1994 2
December 1994
BLOCK DIAGRAM
Philips Semiconductors

16 SIGNAL
±(R–Y)
Baseband delay line

CLAMPING 11
SAMPLE- ±(R–Y)
LINE
MEMORY AND- LP
HOLD
colour-difference
input signals pre-amplifiers
addition output colour- difference
stages buffers output signals

14 SIGNAL
±(B–Y)
CLAMPING 12
SAMPLE- ±(B–Y)
LINE
MEMORY AND- LP

3
HOLD
9
V analog supply 2 n.c.
P1
6 n.c.
3 MHz shifting clock TDA4661
13 n.c.
5 FREQUENCY
SANDCASTLE PHASE DIVIDER 15 n.c.
sandcastle DETECTOR DETECTOR BY 192
pulse input

LP 6 MHz DIVIDER 7 i.c.


CCO BY 2

10 digital supply 1 3 4, 8

GND1
VP2 GND2
MEH182.2

Fig.1 Block diagram.


TDA4661
Product specification
Philips Semiconductors Product specification

Baseband delay line TDA4661

PINNING

SYMBOL PIN DESCRIPTION


MEH183
VP2 1 +5 V supply voltage for digital part
n.c. 2 not connected V P2 1 16 V
I(R−Y)
GND2 3 ground for digital part (0 V)
n.c. 2 15 n.c.
i.c. 4 internally connected
SAND 5 sandcastle pulse input GND2 3 14 VI(B−Y)

n.c. 6 not connected


i.c. 4 13 n.c.
i.c. 7 internally connected TDA4661
SAND 5 12 VO(B−Y)
i.c. 8 internally connected
VP1 9 +5 V supply voltage for analog part n.c. 6 11 VO(R−Y)

GND1 10 ground for analog part (0 V)


i.c. 7 10 GND1
VO(R−Y) 11 ±(R−Y) output signal
VO(B−Y) 12 ±(B−Y) output signal i.c. 8 9 VP1

n.c. 13 not connected


VI(B−Y) 14 ±(B−Y) input signal
n.c. 15 not connected
Fig.2 Pin configuration.
VI(R−Y) 16 ±(R−Y) input signal

LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134). Ground pins 3 and 10 connected together.
SYMBOL PARAMETER MIN. MAX. UNIT
VP1 supply voltage (pin 9) −0.5 +7 V
VP2 supply voltage (pin 1) −0.5 +7 V
V5 voltage on pin 5 −0.5 VP + 1.0 V
Vn voltage on pins 11, 12, 14 and 16 −0.5 VP V
Tstg storage temperature −25 +150 °C
Tamb operating ambient temperature 0 70 °C
VESD electrostatic handling for all pins (note 1) − ±500 V

Note
1. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.

THERMAL CHARACTERISTICS

SYMBOL PARAMETER VALUE UNIT


Rthj-a thermal resistance from junction to ambient in free air
SOT38-4 75 K/W
SOT109-1 220 K/W

December 1994 4
Philips Semiconductors Product specification

Baseband delay line TDA4661

CHARACTERISTICS
VP = 5.0 V; input signals as specified in characteristics with 75% colour bars; super-sandcastle frequency of
15.625 kHz; Tamb = +25 °C; measurements taken in Fig.3 unless otherwise specified.
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
VP1 supply voltage (analog part; pin 9) 4.5 5 6 V
VP2 supply voltage (digital part; pin 1) 4.5 5 6 V
IP1 supply current − 4.2 6.0 mA
IP2 supply current − 0.7 1.0 mA
Colour-difference input signals
VI input signal (peak-to-peak value)
±(R−Y) PAL and NTSC (pin 16) − 525 − mV
±(B−Y) PAL and NTSC (pin 14) − 665 − mV
±(R−Y) SECAM (pin 16) note 1 − 1.05 − V
±(B−Y) SECAM (pin 14) note 1 − 1.33 − V
VI(max) maximum symmetrical input signal
(peak-to-peak value)
±(R−Y) or ±(B−Y) for PAL and NTSC before clipping 1 − − V
±(R−Y) or ±(B−Y) for SECAM before clipping 2 − − V
R14, 16 input resistance − − 40 kΩ
C14, 16 input capacitance − − 10 pF
V14, 16 input clamping voltage proportional to VP 1.3 1.5 1.7 V
Colour-difference output signals
VO output signal (peak-to-peak value)
±(R−Y) on pin 11 all standards − 1.05 − V
±(B−Y) on pin 12 all standards − 1.33 − V
V11/V12 ratio of output amplitudes at equal input VI14, 16 = 1.33 V (p-p) −0.4 0 +0.4 dB
signals
V11, 12 DC output voltage proportional to VP 2.5 2.9 3.3 V
R11, 12 output resistance − 330 400 Ω
Gv gain for PAL and NTSC ratio VO/VI 5.3 5.8 6.3 dB
gain for SECAM ratio VO/VI −0.6 −0.1 +0.4 dB
Vn/Vn+1 ratio of output signals on pins 11 and 12 VI14, 16 = 1.33 V (p-p); −0.1 0 +0.1 dB
for adjacent time samples at constant SECAM signals
input signals
Vn noise voltage VI14, 16 = 0 V; note 2 − − 1.2 mV
(RMS value; pins 11 and 12)
S/N(W) weighted signal-to-noise ratio VO = 1 V (p-p); note 2 − 54 − dB
td delay of delayed signals 63.94 64.0 64.06 µs
delay of non-delayed signals 40 60 80 ns
ttr transient time of delayed signal on 300 ns transient of − 350 − ns
pins 11 respectively 12 SECAM signal
transient time of non-delayed signal on 300 ns transient of − 320 − ns
pins 11 respectively 12 SECAM signal

December 1994 5
Philips Semiconductors Product specification

Baseband delay line TDA4661

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT


Sandcastle pulse input (pin 5)
fBK burst-key frequency 14.2 15.625 17.0 kHz
fSAND sandcastle frequency 14.2 15.625 17.0 kHz
V5 top pulse voltage note 3 4.0 − VP + 1.0 V
Vslice internal slicing level V5 − 1.0 − V5 − 0.5 V
I5 input current − − 10 µA
C5 input capacitance − − 10 pF
Notes
1. The signal must be blanked line-sequentially. The blanking level must be equal to the non-colour signal.
2. Noise voltage at f = 10 kHz to 1 MHz; VI14, 16 = 0 (RS < 300 Ω).
3. The leading edge of the burst-key pulse or H-blanking pulse is used for timing.

December 1994 6
470 Ω 680 Ω
VP = +12 V
10 µH Coil:

December 1994
Toko 119LN-A3753 GO

27
Philips Semiconductors

120 pF
27 pF pF
10 nF
330 330
Ω Ω 10 nF 10 nF 220 pF 220 pF
APPLICATION INFORMATION
Baseband delay line

12 13 11 10 9 8 7 5 6 4 2

TDA4661
0.33 µF colour-
16 difference ±(R–Y) comb filtering
signals
14 V i -(R-Y)
Vo -(R-Y)
10 nF 16 11
1 LINE DELAY
chrominance signal 15 1 nF
20 to 400 mV (p-p) 1 nF V o -(B-Y)
14 12
3 LINE DELAY
Y 220 pF Vi -(B-Y)
TDA4650

7
4
CVBS PAL/NTSC
SECAM ±(B–Y) comb filtering
8
S-VHS NTSC SSC
(Y, C) FILTERS (12 V) 7 i.c.
VCO 2 n.c.
PAL 28 6 n.c.
10 k Ω 13 n.c.
SECAM 27 5 LINE-LOCKED PLL / 15 n.c.
NTSC-3.58 26 24
PULSE PROCESSING
NTSC-4.43 25
colour standard 1N4148 +5.1 V +5.1 V
switching signals 23 22 17 21 19 20 18 10 9 1 3
(1) (1)
VP 8.8 7.2 47 nF
MHz MHz 820 Ω 270 100 nF
18 k Ω 100 nF
0.33 µF Ω
22 22 10 k Ω
6.8 k Ω X1 X2 10 Ω
nF nF PLL 3.3 k Ω
off +12 V
3.3 k Ω HUE 30 30 +12 V
HUE control 0.1 µF 10 Ω 560 Ω
pF pF
MEH184.3 off
22 µF 5.1 V

(1) positioned close to pins

Fig.3 Application circuit with TDA4650.


TDA4661
Product specification

You might also like