QG*HQHUDWLRQ,QWHOŠ

&RUHŒ3URFHVVRU)DPLO\
,QWHOŠ &RUHŒLLDQGL

Ode d Le m pe l, Sandy Bridge Design Managem ent

2nd Gen Intel® Core™ Microarchitecture formerly codenamed Sandy Bridge
1
 ŐĞŶĚĂ
` CPU Overview
` System Agent, Ring Architecture and System Integration
` Core Enhancements and IA Extensions
` Integration Challenges

2
 ^LJƐƚĞŵKŶŚŝƉ/ŶƚĞŐƌĂƚŝŽŶ
2010 Platform 2011 Platform

` &38DQG CPU ` &38DQG*0&+

*0&+RQ Legacy & Debug I / O
CPU ( Sandy Bridge) LQWHJUDWHGLQWRD
WKHVDPH VLQJOHFKLS
Core Legacy & Debug I / O
SDFNDJHLQ LLC HD
0XOWL&KLS Core
vide o GT ` 3&+UHPDLQVDV
3DFNDJH VHSDUDWHGLH
QPI
0&3 Core
RXWVLGHRI&38
LLC
FRQILJXUDWLRQ GMCH SDFNDJH
Core
QPI
DDR3
PCI e PCI e

DDR
DDR3
PCI e PCI e
Display SA
DDR

HD Display
Port
video GFX 2 Disp Links DMI 2
Display
Port Display
2 Disp Links DMI
x4 Gen2
Display
Port 2 Disp Links DMI 2
x4 Gen1
CRT, Analog V
Display
2 Disp Links DMI TVout , ME
Port PCI ,
CRT, Analog V HDMI ,
LVDS SATA,
TVout , ME
PCI , USB...
HDMI ,
LVDS SATA,
USB...
PCH ( Cougar Point )
PCH
3
 /ŶƚĞůΠ ŽƌĞΡDŝĐƌŽĂƌĐŚŝƚĞĐƚƵƌĞ
Greater Performance/Lower Power Consumption

Intel® Hyper-Threading Embedded Display Port

Technology DMI PCI Express* (eDP)
4 Cores / 8 Threads x16
2 Cores / 4 Threads PCIe
System IMC
Agent
A IIntegrated
t t dMMemory CController
t ll
Intel® Advanced Vector Display (iMC) 2ch DDR3
Extension (Intel® AVX) 2ch
IA Core LLC DDR3
IA Core LLC Discrete Graphics Support
High Bandwidth 1x16 or 2x8
Last Level Cache (LLC) IA Core LLC
IA Core LLC
High Bandwidth / Low Latency Nextt G
N Generation
ti IIntel
t l® T
Turbo
b
Modular Interconnect Boost Technology
PG & Media
PECI
PE Interface e
To Embedded
Next Generation Processor Controller
Substantial Performance
Graphics (PG) and Media Improvement
Notebook
DP Port
PCH

Integrates CPU, Graphics Core, Memory

Controller and PCI Express on 32nm Process
4
 2nd Gen Intel® Core™
Microarchitecture
x16
PCIe

DMI PCI Express

Sy
System IMC
Display Agent
A
2ch
Core LLC DDR3

Core LLC 6\VWHP$JHQW6$5LQJ

$UFKLWHFWXUHDQG6\VWHP
Core LLC
Core LLC

Graphics
PECI
PE Interface
,QWHJUDWLRQ
To Embedded
Controller

Notebook
DP Port

DMI
2011 PCH

5
 ŚĂůůĞŶŐĞƐŽĨDƵůƚŝͲŽƌĞ/ŶƚĞŐƌĂƚŝŽŶ
` 6FDODELOLW\
` 3HUIRUPDQFHVKRXOGVFDOHZLWKQXPEHURI&RUHV
` 5REXVWQHVV
` %DQGZLGWKVKRXOGQRWOLPLWODUJHVFDOHLQWHJUDWLRQ DMI PCI Express*

` 0RGXODULW\ Disp
Di
Display
sp
pla
layy
System
S
Agent
Ag
gen
entt
IMC

` &RUHLVXVHGLQ6HUYHUSURGXFWV Core LLC

` ,QWHUIDFHWR5LQJQHHGVWREHUREXVW
Core LLC
` %HDEOHWRTXLFNO\JHQHUDWHGHULYDWLYHV
` 9DULDEOHQXPEHURIFRUHV Core LLC

` 9DU\LQJ3URFHVVRU*UDSKLFVVL]HV Core LLC

` 3RZHU3HUIRUPDQFH&RQWUROODELOLW\ PG & Media

` 7LJKWSRZHUPDQDJHPHQWFRQWURORIDOOFRPSRQHQWV
SURYLGLQJEHWWHUJUDQXODULW\DQGGHHSHULGOHVOHHS
VWDWHV

6
 ĂĐŚĞƌĐŚŝƚĞĐƚƵƌĞ
` +LJK%:/DVW/HYHO&DFKHVKDUHG DPRQJ&RUHVDQG*UDSKLFV
` ,QFOXVLYH0XOWL%DQN//&%&DFKH/LQH1ZD\DVVRFLDWLYH
` ,$FRUHVDQG//&UXQDWWKHVDPHYDULDEOHIUHTXHQF\
` &DFKH6L]HDQG%:VFDOHZLWKWKHQXPEHURI,$FRUHV
` 6LJQLILFDQWSHUIRUPDQFHERRVWVDYHVPHPRU\EDQGZLGWKDQGSRZHU
` (DFK&DFKH´VOLFHµKROGV11RI//&1RU0%
` $GGUHVVHVDUHKDVKHGDPRQJVOLFHV
Core decodes address
Read miss to get Slice ID

Address range mapping

(Illustration Only)

Core 3 LLC slice 0 0-15G

Core LLC slice 1 16-31G

Core 1 LLC slice 2 32-47G

Core LLC slice 3 48-63G

7
 ĂĐŚĞŽdž
` ,QWHUIDFHEORFNZLWKLQ//&VOLFH
` %HWZHHQ &RUH*UDSKLFV0HGLDDQGWKH5LQJ
` ,PSOHPHQWVWKHULQJORJLFDUELWUDWLRQFDFKHFRQWUROOHU
` &RPPXQLFDWHVZLWK6\VWHP$JHQWIRU//&PLVVHVH[WHUQDOVQRRSVQRQ
FDFKHDEOHDFFHVVHV DMI PCI Express*
p

System
Syste
S m
` )XOOFDFKHSLSHOLQHLQHDFKFDFKHER[ Agent
Agennt
n
IMC
Display
` 3K\VLFDO$GGUHVVHVDUHKDVKHGDWWKHVRXUFH
WRSUHYHQWKRWVSRWV DQGLQFUHDVHEDQGZLGWK Core LLC

` 0DLQWDLQVFRKHUHQF\DQGRUGHULQJIRUWKHDGGUHVVHVWKDWDUHPDSSHGWR Core LLC

LW
` //&LVIXOO\LQFOXVLYHZLWK´&RUH9DOLG%LWV&9%µ² HOLPLQDWHVXQQHFHVVDU\
\ Core LLC
VQRRSVWRFRUHV
` 3HUFRUH&9%LQGLFDWHVZKHWKHUWKHFRUHQHHGVWREHVQRRSHGIRUDJLYHQFDFKHOLQH Core LLC

` 5XQVDWFRUHYROWDJHIUHTXHQF\VFDOHVZLWKFRUHV Graphics
Grap
phics
p

8
 ^ĐĂůĂďůĞZŝŶŐKŶͲŝĞ/ŶƚĞƌĐŽŶŶĞĐƚ
` 5LQJEDVHG LQWHUFRQQHFWEHWZHHQ&RUHV*UDSKLFV/DVW
/HYHO&DFKH//&DQG6\VWHP$JHQWGRPDLQ
` &RPSRVHGRISK\VLFDOULQJV DMI PCI Express*
E
` %\WH'DWD ULQJ5HTXHVW ULQJ$FNQRZOHGJH ULQJDQG6QRRS ULQJ
System
m
` )XOO\SLSHOLQHGDWFRUHIUHTXHQF\YROWDJH EDQGZLGWKODWHQF\DQGSRZHU
U Agent
Agen
IMC
Display
VFDOHZLWKFRUHV
` 0DVVLYHULQJZLUHURXWLQJUXQVRYHUWKH//&ZLWKQRDUHDD Core LLC
LPSDFW
` $FFHVVRQULQJDOZD\VSLFNVWKHVKRUWHVWSDWK² PLQLPL]H Core LLC

ODWHQF\
Core LLC
` 'LVWULEXWHGDUELWUDWLRQVRSKLVWLFDWHGULQJSURWRFROWR
KDQGOHFRKHUHQF\RUGHULQJDQGFRUHLQWHUIDFH
Core LLC
` $UELWUDWLRQKDSSHQVLQHDFKRIWKH5LQJ6WRSVZKLFKVSDQWKH
PXOWLSOHVOLFHV
` ([DPSOHLQEDFNXSVOLGHV Graphics
Grap
p
phics

` 6FDODEOHWRVHUYHUVZLWKODUJHQXPEHURISURFHVVRUV

9
 ŽŚĞƌĞŶĐLJĂŶĚKƌĚĞƌŝŶŐ
` 5LQJGRHVQRWPDLQWDLQWUDQVDFWLRQRUGHULQJ
` 7UDQVDFWLRQVIORZLQSDUDOOHODQGRXWRIRUGHU
` 2UGHULQJUHTXLUHPHQWPDLQWDLQHGE\DJHQWVVHQGLQJWKH
UHTXHVWV
` ,$&RUH3URFHVVRU*UDSKLFV6\VWHP$JHQW
` &DFKH&RKHUHQF\SURWRFROLVEDVHGRQ43,
` 0(6,EDVHG6RXUFH6QRRSLQJ

5REXVWQHVV² 'LVWULEXWHGFRKHUHQF\ RUGHULQJ

6FDODELOLW\² %DQGZLGWK/DWHQF\ 3HUIRUPDQFH
0RGXODULW\² WRQXPEHURI&RUHV
10
0
 >ĞĂŶĂŶĚDĞĂŶ^LJƐƚĞŵŐĞŶƚ;^Ϳ
` 3&,([SUHVV'0,0HPRU\&RQWUROOHUDQG'LVSOD\ DMI PCI Express
(QJLQHLQWHJUDWHGRQGLH Sys
System
IMC
` 'LVSOD\(QJLQHLVSDUWRIWKH,QWHJUDWHG*UDSKLFV3&,'HYLFH Display Ag
Agent

` 6PDUWLQWHJUDWLRQZLWKWKHULQJ Core LLC

L
` 3URYLGHVFRUHV*UDSKLFV0HGLDZLWKKLJK%:ORZODWHQF\WR
Core LLC
L
'5$0,2IRUEHVWSHUIRUPDQFH
` +DQGOHV,2WRFDFKHFRKHUHQF\ Core LLC
L
` 'LUHFW0HPRU\$FFHVV'0$IURPGHYLFHVWRPHPRU\ZLOOVQRRSWKH
&38FDFKHKLHUDUFK\ Core LLC
L
` $GGUHVVFRQIOLFWVPXOWLSOHUHTXHVWVDVVRFLDWHGZLWKWKHVDPHFDFKHOLQH
LQDJLYHQZLQGRZRIWLPHKDQGOHGLQ6$ Graphics
` ([WHQVLYHSRZHUDQGWKHUPDOPDQDJHPHQWIRU3&,
([SUHVVDQG''5
` /LQNVFDQJRGRZQWRORZSRZHUVWDWHV
` 7KHUPDOWKURWWOLQJDYDLODEOHLQYRNHGEDVHGRQWHPSHUDWXUH
FDOFXODWLRQV

(IILFLHQW3HULSKHUDO'HYLFH,QWHJUDWLRQ
11
 ^LJƐƚĞŵŐĞŶƚůŽĐŬŝŶŐ

PCIe AFE Display

PCIE
PCIE
PCIE
PCIE

PCIE
PCIE
PCIE
PCIE
PCIE
PCIE
PCIE
PCIE

PCIE
PCIE
PCIE
PCIE

PCIE
PCIE
PCIE

PCIE

DMI

DMI
DMI

DMI
2500 MHz
Display 162 & 270 MHz
PCIe Link Layer clk (25% D.C)
iMPH & MC
Dclk Qclk
FUSE Power Ctrl Unit 533 1066
SA Clk PCIE0 H PCIE1 DMI H 667 1333
H
U U 800 1600
U
B B 933 1866
B
3 1 1066 2133
2 gioddrpll1
ddrpll1
GSA
PCIE2 PCIE3 DDR oriented

Display
PTPPLL
SA Arbiter
Mclk ~1200 - ~4600 MHz (Core)

Red area is in VCCcore

Fclk Spine Rclk : 100 MHz
(Reference clock)

&KLSVHW&RPSOH[LWLHVRQ+LJK(QG&383URGXFW

12
 WŽǁĞƌDĂŶĂŐĞŵĞŶƚ
` 6HSDUDWHYROWDJHDQGIUHTXHQF\IURPULQJFRUHV'LVSOD\ DMI PCI Express
LQWHJUDWLRQIRUEHWWHUEDWWHU\OLIH Sys
System
IMC
` 7KUHHVHSDUDWHSRZHUIUHTXHQF\GRPDLQV6$)L[HG Display Ag
Agent

&RUHV5LQJ*UDSKLFV9DULDEOH Core LLC

L
` *38LVRQDGHGLFDWHGSRZHUSODQH
Core LLC
L
` &DQEHSRZHUHGGRZQLQGHSHQGHQWO\RIWKH,$FRUHV
` *UDSKLFVWXUERDOORZVIRUKLJKHUIUHTXHQF\RQERWKGHVNWRS Core LLC
L
DQGPRELOHSDUWV
Core LLC
L
` 3RZHU%XGJHW0DQDJHPHQW
` 3RZHU&RQWURO8QLW3&8² 3URJUDPPDEOHX&RQWUROOHU Graphics
KDQGOHVDOOSRZHUPDQDJHPHQWDQGUHVHWIXQFWLRQVLQWKHFKLS
` '\QDPLFDOO\UHGLVWULEXWHSRZHUEHWZHHQ,$ 3*
… 3RZHUEXGJHWDOORFDWHGEDVHGRQZRUNORDGUHTXLUHPHQWV

13
 /ŶƚĞůΠ dƵƌŽƐƚdĞĐŚŶŽůŽŐLJϮ͘Ϭ
` 3HUIRUPDQFHRQ'HPDQG
` &38FDQUXQIDVWHUWKDQEDVH 31 &RUH
RSHUDWLQJIUHTXHQF\
´7XUERµ
` :RUNLQJZLWKLQSRZHUFXUUHQWDQG +:
WHPSHUDWXUHFRQVWUDLQWV
&RQWURO
` 'HSHQGHQWRQQXPEHURIDFWLYHFRUHV
… +LJKHVWIUHTXHQF\LVZLWK1 FRUHJHWVDOO
31
WKHKHDGURRP

Frequency
` 3URFHVVRURSHUDWHVDWSRZHUOHYHO 26
KLJKHUWKDQUDWHGXSSHUSRZHUOLPLW 9LVLEOH
7'3IRUVKRUWGXUDWLRQV 6WDWHV
` 3LV0D[LPXP3RVVLEOH)UHTXHQF\ 3Q
` 31 LV*XDUDQWHHG)UHTXHQF\ 26
&RQWURO
` 3Q LV(QHUJ\(IILFLHQW)UHTXHQF\
7
6WDWH
7KURWWOH

14
 QG *HQ,QWHOŠ &RUHŒ
0LFURDUFKLWHFWXUH

x16
PCIe

DMI PCI Express

Sy
System IMC
Display Agent

Core
A

LLC
2ch
DDR3
,QWHOŠ &RUH70
Core
Co
orre
e LLC (QKDQFHPHQWV
Core
Co
ore
e
Core
LLC
LLC
DQG,$([WHQVLRQV
PG and Media
PECI
PE Interface
To Embedded
Controller

Notebook
DP Port

DMI
2011 PCH

15
 ^ĂŶĚLJƌŝĚŐĞWƌŽĐĞƐƐŽƌŽƌĞ
` &RQYHUJHG EXLOGLQJEORFNIRU0RELOH'HVNWRSDQG6HUYHU

` 3RZHU3HUIRUPDQFHPLFURDUFKLWHFWXUHIHDWXUHV
` 6LJQLILFDQWUHGHVLJQUHODWLYHWRWKHSUHYLRXVJHQHUDWLRQ&RUH
` ´&RROµIHDWXUHV² EHWWHUWKDQOLQHDUSHUIRUPDQFHSRZHU
` ´5HDOO\&RROµIHDWXUHV² JDLQSHUIRUPDQFHUHGXFHSRZHU

` ,6$([WHQVLRQVIRULPSRUWDQWQHZXVDJHV
` )ORDWLQJ3RLQWDQG7KURXJKSXW
` ,QWHOŠ $GYDQFHG9HFWRU([WHQVLRQV,QWHOŠ $9; 6LJQLILFDQWERRVWIRUVHOHFWHG
FRPSXWHLQWHQVLYHDSSOLFDWLRQV
` 6HFXULW\
` $(6$GYDQFHG(QFU\SWLRQ6WDQGDUGWKURXJKSXWHQKDQFHPHQWV
` /DUJH,QWHJHU56$VSHHGXSV
` 26900DQG6HUYHUUHODWHGIHDWXUHV
` 6WDWHVDYHUHVWRUHRSWLPL]DWLRQV

16
 ŽƌĞDŝĐƌŽĂƌĐŚŝƚĞĐƚƵƌĞ
I nst
n stt ru
ruct
ctt io
io n
ion
32k L1 I nst ruct ion Cache Pre de
P decode
e co d e DDecoders
Decode
Decoders
d
)URQW(QG)( Qu eu
Qu
Queeu e
Queue Decoders
Decoders
De
D e
ecod
o ers
oders
,$LQVWUXFWLRQVÆ
Branch
B r a n ch Pred
Pr e d 0LFUR2SHUDWLRQV´ʅKƉƐµ
1.5k
1 .5
5 k uOP
u OP ccac
cache
a ch e

L d
Load
B ff
Buffer ,Q2UGHU$OORFDWLRQ5HQDPH5HWLUHPHQW
St o
S or
ore
re
Buffer
Bu
B ffe
ff err
Reorde
Re
R e or
or d
rBuffer
r
rBB uf
u f
de
fe
f e
e
r
Allocat
A l l o ca t e/
e / Renam
Re
e n a m e/
e / Ret
Re t ire
ir Z
eeeroing
ro
o in
i n g I diom
d s

s s s ,QRUGHU

2XWRI
Scheduler
Sc
ch e
edd ullerr
Portt 0
P
2XWRI2UGHU´ʅKƉµ6FKHGXOLQJ
Port
Portt 1 Port
Po rtt 5 Port
Por t 2 Port
Por t 3 Portt 4
P
RUGHU

ALU, SI MUL, ALU, SI ALU, ALU,

A LU, Bran
Branch,
n ch, Load Load St ore
DI V, FP MUL FP ADD
([HFXWLRQ3RUWV
FPS
FP huffle
Shuffle S
Stt o re A
ore d drress
Address St ore Address Dat a

'DWD&DFKH
432k
488 byt
b yt
yL1
t es
es//Dat
cycle
cyc
D atclae Cache
Ca
acche
/&DFKH )LOO 8QLW
%XIIHUV

17
 EĞǁ&ʹ ĞĐŽĚĞĚʅKƉ ĂĐŚĞ
./1 ,QVWUXFWLRQ&DFKH /HQJWK ,QVWU Decoders
D eeccode
D cooddeer srs
Decoders rs
'HFRGHU 4XHXH Decoders
'HFRGHUV

%UDQFK3UHGLFWLRQ8QLW 'HFRGHGʅKƉ &DFKH

` 1HZ'HFRGHGʅKƉ &DFKH
` L0 instruction cache for ʅKƉ (instead of instruction bytes)
` ~80% hit rate for most applications
` Higher Instruction Bandwidth, Lower Latency @ lower power
` Decoders can be shut down when not needed
` Decoded ʅKƉ cache throughput 32B/cycle
` More Cycles sustaining 4 instruction/cycle
` Coupled with improved Branch Prediction Unit
` Able to “stitch” across taken branches in the control flow

´5HDOO\&RROµ)HDWXUH²
6DYH3RZHUZKLOH,QFUHDVLQJ3HUIRUPDQFH
18
 /ŶƚĞůΠ syʹ ŽƵďůŝŶŐƚŚĞ&>KWƐ
` ([WHQG66()3LQVWUXFWLRQVHWWRELWVRSHUDQGVL]H
` ,QWHO$9;H[WHQGVDOO1;00UHJLVWHUVWRELWV
XMM0
` 1HZQRQGHVWUXFWLYHVRXUFHV\QWD[ YMM0 128 bits
` 9$''36\PP1\PP\PP 256 bits (AVX)

` ELW0XOWLSO\ELW$''ELW/RDGSHUFORFN«
` 1HZ2SHUDWLRQVWRHQKDQFHYHFWRUL]DWLRQ
` %URDGFDVWV
` 0DVNHGORDG VWRUH

´&RRO)HDWXUHµ²
:LGHYHFWRUVDQGQRQGHVWUXFWLYHVRXUFHPRUHZRUNIHZHULQVWUXFWLRQV
([WHQGLQJWKHH[LVWLQJVWDWHLVDUHDDQGSRZHUHIILFLHQW

19
 EĞǁKKKʹ WŚLJƐŝĐĂůZĞŐŝƐƚĞƌ&ŝůĞ
,Q
$OORFDWH5HQDPH5HWLUH 2UGHU

6FKHGXOHU 2XWRI
2UGHU
)3,179HFWRU35) ,QW35)

` Move to a Physical Register File (PRF)

` A physical register file stores ʅKƉ operands
` As ʅKƉ flows in the OOO engine it only carries pointers to the operands
` No movement after calculation
` In previous architecture every ʅKƉ had a copy of every operand it needed

` Allow significant increase in buffer sizes

` Parallelism window ~33% larger
´&RROµ)HDWXUH ² %HWWHUWKDQOLQHDUSHUIRUPDQFHSRZHU
Key enabler for Intel® Advanced Vector Extensions (Intel® AVX)

20
 EĞǁDĞŵŽƌLJůƵƐƚĞƌ
/RDG /RDG 6WRUH
6WRUH$GGUHVV 6WRUH$GGUHVV 'DWD

0HPRU\&RQWURO Store
Buffers
Fill %\WHV&\FOH
.%/&DFKH Buffers
.%ZD\/1 'DWD&DFKH

` 0HPRU\8QLWVHUYHVWKUHHGDWDDFFHVVHVSHUF\FOH
` 8SJUDGHVHSDUDWHORDGDQGVWRUHSLSHVWREHPXOWLSXUSRVH
` 7ZRUHDGUHTXHVWVRIXSWR1%DQG1 VWRUHUHTXHVWRIXSWR1%
` QG /RDG3RUWHVVHQWLDOWRNHHSXSZLWK,QWHOŠ $9;PHPRU\
UHTXLUHPHQWV

21
 WƵƚƚŝŶŐŝƚdŽŐĞƚŚĞƌʹ ŽƌĞDŝĐƌŽĂƌĐŚŝƚĞĐƚƵƌĞ
Lengt h I nst r
32k L1 I nst ruct ion Cache Decoders
D eeccode
cooddeer rs
Decoders
D rss
decode Queue Decoders
Decoders
Br a n ch Pr e d D e code d ʅKƉ ca ch e

Allocat e/ Renam e/ Ret ire

In order

Scheduler Out-
of-
FP/ I N T V e ct or PRF I n t PRF order

Loa d Loa d St ore

AVX FP I NT AVX FP I NT AVX FP I NT

St or e Addr e ss
s St or e Addr e ss
s Dat a

Mem ory Cont rol

Fill 48 bytes/cycle
L2 Cache Buffers
32k L1 Dat a Cache

22
 KƚŚĞƌƌĐŚŝƚĞĐƚƵƌĂůdžƚĞŶƐŝŽŶƐ
` &U\SWRJUDSK\,QVWUXFWLRQ7KURXJKSXW(QKDQFHPHQWV
` 7KURXJKSXWIRU$(6LQVWUXFWLRQVLQWURGXFHGLQ,QWHOŠ &RUHŒ
PLFURDUFKLWHFWXUHIRUPHUO\FRGHQDPHG:HVWPHUH
` /DUJH1XPEHU$ULWKPHWLF7KURXJKSXW(QKDQFHPHQWV
` $'&$GGZLWK&DUU\WKURXJKSXWGRXEOHG
` 0XOWLSO\ELWPXOWLSOLFDQGVZLWK1ELWSURGXFW
` aVSHHGXSRQH[LVWLQJ56$ELQDULHV
` 6WDWH6DYH5HVWRUH(QKDQFHPHQWV
` 1HZVWDWHDGGHGLQ,QWHOŠ $GYDQFHG9HFWRU([WHQVLRQV,QWHOŠ $9;
` +:PRQLWRUVIHDWXUHVXVHGE\DSSOLFDWLRQV
` 2QO\VDYHVUHVWRUHVVWDWHWKDWLVXVHG

23
 2nd Gen Intel® Core™
Microarchitecture
x16
PCIe

DMI PCI Express

Sy
System IMC
Display Agent
A
2ch
Core LLC DDR3

Core LLC
Core LLC ,QWHJUDWLRQ
Core LLC
&KDOOHQJHV
Graphics
PECI
PE Interface
To Embedded
Controller

Notebook
DP Port

DMI
2011 PCH

24
 WƌŽĐĞƐƐdĞĐŚŶŽůŽŐLJŚĂůůĞŶŐĞƐ
` ,$&RUHUHTXLUHV)DVW SURFHVVIRUSHUIRUPDQFH/RZ/HDNDJHIRU7'3
3RZHU
` &6WDWHUHVLGHQF\IRU,GOHSRZHU
` &38ORZSHUPRGHVWDWH
` 3URFHVVRU*UDSKLFVUHTXLUHV)DVW SURFHVVIRUSHUIRUPDQFH8OWUD/RZ
/HDNDJH IRU3RZHU
` &6WDWHUHVLGHQF\IRU,GOHSRZHU
` 6\VWHP$JHQW5HTXLUHV8OWUD/RZOHDNDJHIRU,GOH3RZHU
` ´0RVWO\2Qµ

$GYDQFHGPDQXIDFWXULQJWHFKQRORJ\HQDEOHVPXOWL7UDQVLVWRUIODYRUV
RQVLQJOHGLHORZOHDNDJH XOWUDORZOHDNDJH

$GYDQFHGG\QDPLF3RZHU0DQDJHPHQWHQDEOHVIOH[LELOLW\² ORZHU31
(guaranteed) IUHTXHQF\IRUKLJKHUSHUIRUPDQFH

25
 WƌŽĐĞƐƐdĞĐŚŶŽůŽŐLJŚĂůůĞŶŐĞƐ
` 1HZ,2V3&,([SUHVV'0,''5DGGHGWRPDLQVWUHDP&38VLQWRSHQGSURFHVV
` 9ROWDJHVXSSO\LVVXHV
` ,2UHTXLUHVKLJKHUYROWDJHWUDQVODWHVWRKLJKHUSRZHU
` 1RQ6FDODEOHGHVLJQZLWKSURFHVVJHQHUDWLRQV
` *DLQLQDUHDZLWKQHZHUSURFHVVLVPXFKOHVVIRUWKH,2
` 0XOWLSOH$QDORJGHYLFHV
` 3//VGXHWRPXOWLSOHFORFNLQJ
` ,2V
` ,VRODWLRQVDQG&URVVRYHUVGXHWRPXOWLSOHDV\QFKURQRXVSRZHUSODQHVDQGFORFN
GRPDLQV

0DQ\,2VVWLOOUHPDLQLQWKH3&+² 6WULFW$UFKLWHFWXUDOFULWHULDIRU,2
DQG$QDORJLQWHJUDWLRQ

3RZHU3HUIRUPDQFHYV&RPSOH[LW\WUDGHRIIV

26
 6XPPDU\
QP1H[W*HQHUDWLRQ&RUHŠ
0LFURDUFKLWHFWXUH
3URFHVVRU*UDSKLFV
6\VWHP$JHQW5LQJ$UFKLWHFWXUH
DQG2WKHU,QQRYDWLRQV
,QWHOŠ$9;
3HUIRUPDQFHDQG3RZHU(IILFLHQF\

27
 4 $

28
 'ůŽƐƐĂƌLJ
$FURQ\P 7HUP
43, 4XLFN3DWK ,QWHUFRQQHFW
//& /DVW/HYHO&DFKH
*0&+ *UDSKLFVDQG0HPRU\&RQWUROOHU+XE
/9'6 /RZ9ROWDJH'LIIHUHQWLDO 6LJQDOOLQJ
'0, 'LUHFW0HGLD,QWHUIDFH
7'3 7KHUPDO'HVLJQ3RLQW
'3 'LVSOD\3RUW
H'3 (PEHGGHG 'LVSOD\3RUW
,$ ,QWHO$UFKLWHFWXUH
3* 3URFHVVRU*UDSKLFV
222 2XW2I2UGHU
3&+ 3ODWIRUP&RQWUROOHU +XE

29
 'ůŽƐƐĂƌLJ
;ĐŽŶƚͿ

$FURQ\P 7HUP
$9; $GYDQFHG9HFWRU([WHQVLRQ
L0& ,QWHJUDWHG0HPRU\&RQWUROOHU
(9 (OHFWULFDO9DOLGDWLRQ
')' 'HVLJQ)RU'HEXJ

30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
 sĂůŝĚĂƚŝŽŶŚĂůůĞŶŐĞƐ
` )XOO&KLS
` 0RGHOVL]H
` 7XUQDURXQGWLPH
` 6WLPXOLFRQWUROODELOLW\
` .QRZOHGJHDQG([SHUWLVH
` 7KHSURGXFWLVPXFKPRUHPXOWLGLVFLSOLQDU\
` 6WURQJHU$UFKLWHFWXUDODQG/RJLFRULHQWDWLRQ
` $JLOLW\WRODWHFKDQJHV

46
 WŽƐƚ^ŝůŝĐŽŶsĂůŝĚĂƚŝŽŶĂŶĚĞďƵŐ
` ,2V
` 2QOHDGSURFHVVÎ &RPSOH[(OHFWULFDO9DOLGDWLRQ(9
` 3URELQJEHFRPHVPRUHDQGPRUHFRPSOH[DQGH[SHQVLYH
` &RQWUROODELOLW\DQG9LVLELOLW\GXHWRLQWHJUDWLRQ
` /HJDF\)6%EDVHGGHEXJDQGYDOLGDWLRQ² LUUHOHYDQWVLQFH)6%XVHGWRFRQQHFW
&38DQG*0&+QRZLQWHJUDWHGZLWKLQWKHVDPHGLH
` 0RQROLWKLF&RQFXUUHQF\
` 3ODWIRUPOHYHOSRZHUPDQDJHPHQW
` 6WURQJUHOLDQFHRI+DUGZDUHDQG6RIWZDUHWR7LPH7R0DUNHW770
` &XVWRPHUHQDEOLQJ
1HZ'HVLJQIRU'HEXJ')'
6WURQJUHOLDQFHRQ)LUPZDUH
(QKDQFHGFXVWRPHUVXSSRUW

47
 WŽƐƚ^ŝůŝĐŽŶsĂůŝĚĂƚŝŽŶĂŶĚĞďƵŐ
SA Data Ring Data
6DQG\%ULGJHLQWURGXFHVWKH*HQHULF
Qualifier Qualifier 'HEXJH;WHUQDO &RQQHFWLRQ
*';&D
GHEXJEXVWKDWDOORZVPRQLWRULQJWKH
WUDIILFEHWZHHQWKH,$FRUHV3*FDFKHV
DQG6$RQWKHSURFHVVRULQWHUQDOULQJ

02 Pwr Management

*';&DOORZVFKLSV\VWHPRUVRIWZDUH
GHEXJJHUVWRVDPSOH5LQJDQG6$GDWD
WUDIILFDVZHOODVSURWRFROFRQWUROVLJQDOV

Time stamp

48 PCIe2 signals 48