0% found this document useful (0 votes)
121 views16 pages

Description/ordering Information: SN54AHC245, SN74AHC245 Octal Bus Transceivers With 3-State Outputs

Uploaded by

MERMER LAND
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
121 views16 pages

Description/ordering Information: SN54AHC245, SN74AHC245 Octal Bus Transceivers With 3-State Outputs

Uploaded by

MERMER LAND
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 16

SN54AHC245, SN74AHC245

OCTAL BUS TRANSCEIVERS


WITH 3-STATE OUTPUTS
SCLS230I – OCTOBER 1995 – REVISED JULY 2003

D Operating Range 2-V to 5.5-V VCC SN54AHC245 . . . J OR W PACKAGE

D Latch-Up Performance Exceeds 250 mA Per


SN74AHC245 . . . DB, DGV, DW, N, OR PW PACKAGE
(TOP VIEW)
JESD 17
DIR 1 20 VCC
description/ordering information A1 2 19 OE
A2 3 18 B1
The ’AHC245 octal bus transceivers are designed
A3 4 17 B2
for asynchronous two-way communication
between data buses. The control-function A4 5 16 B3
implementation minimizes external timing A5 6 15 B4
A6 7 14 B5
requirements.
A7 8 13 B6
These devices allow data transmission from the A8 9 12 B7
A bus to the B bus or from the B bus to the A bus, GND 10 11 B8
depending on the logic level at the
direction-control (DIR) input. The output-enable
SN54AHC245 . . . FK PACKAGE
(OE) input can be used to disable the device so
(TOP VIEW)
that the buses are effectively isolated.

VCC
DIR

OE
A2
A1
To ensure the high-impedance state during power
up or power down, OE should be tied to VCC
through a pullup resistor; the minimum value of 3 2 1 20 19
A3 4 18 B1
the resistor is determined by the current-sinking A4 5 17 B2
capability of the driver. A5 6 16 B3
A6 7 15 B4
A7 8 14 B5
9 10 11 12 13

A8

B8
B7
B6
ORDERING INFORMATION GND

ORDERABLE TOP-SIDE
TA PACKAGE†
PART NUMBER MARKING
PDIP – N Tube SN74AHC245N SN74AHC245N
Tube SN74AHC245DW
SOIC – DW AHC245
Tape and reel SN74AHC245DWR
–40°C to 85°C SSOP – DB Tape and reel SN74AHC245DBR HA245
Tube SN74AHC245PW
TSSOP – PW HA245
Tape and reel SN74AHC245PWR
TVSOP – DGV Tape and reel SN74AHC245DGVR HA245
CDIP – J Tube SNJ54AHC245J SNJ54AHC245J
–55°C to 125°C CFP – W Tube SNJ54AHC245W SNJ54AHC245W
LCCC – FK Tube SNJ54AHC245FK SNJ54AHC245FK
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Copyright  2003, Texas Instruments Incorporated
Products conform to specifications per the terms of Texas Instruments On products compliant to MIL-PRF-38535, all parameters are tested
standard warranty. Production processing does not necessarily include unless otherwise noted. On all other products, production
testing of all parameters. processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


SN54AHC245, SN74AHC245
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCLS230I – OCTOBER 1995 – REVISED JULY 2003

FUNCTION TABLE
(each transceiver)
INPUTS
OPERATION
OE DIR
L L B data to A bus
L H A data to B bus
H X Isolation

logic diagram (positive logic)

1
DIR

19
OE

2
A1

18
B1

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Input voltage range, VI (see Note 1): Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
I/O, Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to VCC + 0.5 V
Input clamp current, IIK (VI < 0): Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –20 mA
I/O, Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±25 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±75 mA
Package thermal impedance, θJA (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92°C/W
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54AHC245, SN74AHC245
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCLS230I – OCTOBER 1995 – REVISED JULY 2003

recommended operating conditions (see Note 3)


SN54AHC245 SN74AHC245
UNIT
MIN MAX MIN MAX
VCC Supply voltage 2 5.5 2 5.5 V
VCC = 2 V 1.5 1.5
VIH High-level input voltage VCC = 3 V 2.1 2.1 V
VCC = 5.5 V 3.85 3.85
VCC = 2 V 0.5 0.5
VIL Low-level input voltage VCC = 3 V 0.9 0.9 V
VCC = 5.5 V 1.65 1.65
VI Input voltage OE or DIR 0 5.5 0 5.5 V
VO Output voltage A or B 0 VCC 0 VCC V
VCC = 2 V –50 –50 mA
IOH High-level output current VCC = 3.3 V ± 0.3 V –4 –4
mA
VCC = 5 V ± 0.5 V –8 –8
VCC = 2 V 50 50 mA
IOL Low-level output current VCC = 3.3 V ± 0.3 V 4 4
mA
VCC = 5 V ± 0.5 V 8 8
VCC = 3.3 V ± 0.3 V 100 100
∆t/∆v Input transition rise or fall rate ns/V
VCC = 5 V ± 0.5 V 20 20
TA Operating free-air temperature –55 125 –40 85 °C
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless


otherwise noted)
TA = 25°C SN54AHC245 SN74AHC245
PARAMETER TEST CONDITIONS VCC UNIT
MIN TYP MAX MIN MAX MIN MAX
2V 1.9 2 1.9 1.9
IOH = –50 mA 3V 2.9 3 2.9 2.9
VOH 4.5 V 4.4 4.5 4.4 4.4 V
IOH = –4 mA 3V 2.58 2.48 2.48
IOH = –8 mA 4.5 V 3.94 3.8 3.8
2V 0.1 0.1 0.1
IOL = 50 mA 3V 0.1 0.1 0.1
VOL 4.5 V 0.1 0.1 0.1 V
IOL = 4 mA 3V 0.36 0.5 0.44
IOL = 8 mA 4.5 V 0.36 0.5 0.44
A or B inputs 5.5 V ±0.1 ±1 ±1
II VI = VCC or GND mA
OE or DIR 0 V to 5.5 V ±0.1 ±1* ±1
VO = VCC or GND,
IOZ† 5.5 V ±0.25 ±2.5 ±2.5 mA
VI (OE) = VIL or VIH
ICC VI = VCC or GND, IO = 0 5.5 V 4 40 40 mA
Ci OE or DIR VI = VCC or GND 5V 2.5 10 10 pF
Cio A or B inputs VI = VCC or GND 5V 4 pF
* On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.
† The parameter IOZ includes the input leakage current.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3


SN54AHC245, SN74AHC245
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCLS230I – OCTOBER 1995 – REVISED JULY 2003

switching characteristics over recommended operating free-air temperature range,


VCC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)
FROM TO LOAD TA = 25°C SN54AHC245 SN74AHC245
PARAMETER UNIT
(INPUT) (OUTPUT) CAPACITANCE MIN TYP MAX MIN MAX MIN MAX
tPLH 5.8** 8.4** 1** 10** 1 10
A or B B or A CL = 15 pF ns
tPHL 5.8** 8.4** 1** 10** 1 10
tPZH 8.5** 13.2** 1** 15.5** 1 15.5
OE A or B CL = 15 pF ns
tPZL 8.5** 13.2** 1** 15.5** 1 15.5
tPHZ 8.9** 12.5** 1** 15.5** 1 15.5
OE A or B CL = 15 pF ns
tPLZ 8.9** 12.5** 1** 15.5** 1 15.5
tPLH 8.3 11.9 1 13.5 1 13.5
A or B B or A CL = 50 pF ns
tPHL 8.3 11.9 1 13.5 1 13.5
tPZH 11 16.7 1 19 1 19
OE A or B CL = 50 pF ns
tPZL 11 16.7 1 19 1 19
tPHZ 11.5 15.8 1 18 1 18
OE A or B CL = 50 pF ns
tPLZ 11.5 15.8 1 18 1 18
tsk(o) CL = 50 pF 1.5*** 1.5 ns
** On products compliant to MIL-PRF-38535, this parameter is not production tested.
*** On products compliant to MIL-PRF-38535, this parameter does not apply.

switching characteristics over recommended operating free-air temperature range,


VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
FROM TO LOAD TA = 25°C SN54AHC245 SN74AHC245
PARAMETER UNIT
(INPUT) (OUTPUT) CAPACITANCE MIN TYP MAX MIN MAX MIN MAX
tPLH 4* 5.5* 1* 6.5* 1 6.5
A or B B or A CL = 15 pF ns
tPHL 4* 5.5* 1* 6.5* 1 6.5
tPZH 5.8* 8.5* 1* 10* 1 10
OE A or B CL = 15 pF ns
tPZL 5.8* 8.5* 1* 10* 1 10
tPHZ 5.6* 7.8* 1* 9.2* 1 9.2
OE A or B CL = 15 pF ns
tPLZ 5.6* 7.8* 1* 9.2* 1 9.2
tPLH 5.5 7.5 1 8.5 1 8.5
A or B B or A CL = 50 pF ns
tPHL 5.5 7.5 1 8.5 1 8.5
tPZH 7.3 10.6 1 12 1 12
OE A or B CL = 50 pF ns
tPZL 7.3 10.6 1 12 1 12
tPHZ 7 9.7 1 11 1 11
OE A or B CL = 50 pF ns
tPLZ 7 9.7 1 11 1 11
tsk(o) CL = 50 pF 1** 1 ns
* On products compliant to MIL-PRF-38535, this parameter is not production tested.
** On products compliant to MIL-PRF-38535, this parameter does not apply.

4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54AHC245, SN74AHC245
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCLS230I – OCTOBER 1995 – REVISED JULY 2003

noise characteristics, VCC = 5 V, CL = 50 pF, TA = 25°C (see Note 4)


SN74AHC245
PARAMETER UNIT
MIN TYP MAX
VOL(P) Quiet output, maximum dynamic VOL 0.9 V
VOL(V) Quiet output, minimum dynamic VOL –0.9 V
VOH(V) Quiet output, minimum dynamic VOH 4.3 V
VIH(D) High-level dynamic input voltage 3.5 V
VIL(D) Low-level dynamic input voltage 1.5 V
NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, VCC = 5 V, TA = 25°C


PARAMETER TEST CONDITIONS TYP UNIT
Cpd Power dissipation capacitance No load, f = 1 MHz 14 pF

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5


SN54AHC245, SN74AHC245
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCLS230I – OCTOBER 1995 – REVISED JULY 2003

PARAMETER MEASUREMENT INFORMATION


VCC
RL = 1 kΩ S1 Open
From Output Test From Output TEST S1
Under Test Point Under Test GND tPLH/tPHL Open
CL CL tPLZ/tPZL VCC
(see Note A) (see Note A) tPHZ/tPZH GND
Open Drain VCC

LOAD CIRCUIT FOR LOAD CIRCUIT FOR


TOTEM-POLE OUTPUTS 3-STATE AND OPEN-DRAIN OUTPUTS

VCC
Timing Input 50% VCC
tw 0V
th
VCC tsu
VCC
Input 50% VCC 50% VCC
Data Input 50% VCC 50% VCC
0V 0V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PULSE DURATION SETUP AND HOLD TIMES

VCC VCC
Output
Input 50% VCC 50% VCC 50% VCC 50% VCC
Control
0V 0V

tPLH tPHL tPZL tPLZ


Output
VOH Waveform 1 ≈VCC
In-Phase 50% VCC 50% VCC 50% VCC
Output S1 at VCC VOL + 0.3 V
VOL (see Note B) VOL
tPHL tPLH tPZH tPHZ
Output
VOH VOH
Out-of-Phase Waveform 2
50% VCC 50% VCC 50% VCC VOH – 0.3 V
Output S1 at GND
VOL (see Note B) ≈0 V
VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES
INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

NOTES: A. CL includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


 


MCFP006B − JANUARY 1995 − REVISED JULY 2003

W (R-GDFP-F20) CERAMIC DUAL FLATPACK

Base and Seating Plane


0.300 (7,62)
0.045 (1,14) 0.245 (6,22)
0.026 (0,66)

0.009 (0,23)
0.100 (2,54) 0.004 (0,10)
0.045 (1,14)
0.320 (8,13) MAX

1 20 0.022 (0,56)
0.015 (0,38)

0.050 (1,27)

0.540 (13,72)
MAX

0.005 (0,13) MIN


4 Places

10 11

0.370 (9,40) 0.370 (9,40)


0.250 (6,35) 0.250 (6,35)

4040180-4 /D 07/03

NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within Mil-Std 1835 GDFP2-F20

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


MECHANICAL DATA

MLCC006B – OCTOBER 1996

FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER


28 TERMINAL SHOWN

NO. OF A B
18 17 16 15 14 13 12
TERMINALS
** MIN MAX MIN MAX

0.342 0.358 0.307 0.358


19 11 20
(8,69) (9,09) (7,80) (9,09)
20 10 0.442 0.458 0.406 0.458
28
(11,23) (11,63) (10,31) (11,63)
21 9
B SQ 0.640 0.660 0.495 0.560
22 8 44
(16,26) (16,76) (12,58) (14,22)
A SQ
23 7 0.739 0.761 0.495 0.560
52
(18,78) (19,32) (12,58) (14,22)
24 6
0.938 0.962 0.850 0.858
68
(23,83) (24,43) (21,6) (21,8)
25 5
1.141 1.165 1.047 1.063
84
(28,99) (29,59) (26,6) (27,0)
26 27 28 1 2 3 4

0.020 (0,51) 0.080 (2,03)


0.010 (0,25) 0.064 (1,63)

0.020 (0,51)
0.010 (0,25)

0.055 (1,40)
0.045 (1,14)
0.045 (1,14)
0.035 (0,89)

0.028 (0,71) 0.045 (1,14)


0.022 (0,54) 0.035 (0,89)
0.050 (1,27)

4040140 / D 10/96

NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


MECHANICAL

MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002

N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN

PINS **
14 16 18 20
DIM

0.775 0.775 0.920 1.060


A A MAX
(19,69) (19,69) (23,37) (26,92)

16 9 0.745 0.745 0.850 0.940


A MIN
(18,92) (18,92) (21,59) (23,88)

0.260 (6,60) MS-100


AA BB AC AD
0.240 (6,10) C VARIATION

1 8
0.070 (1,78)
D
0.045 (1,14)

0.045 (1,14) 0.325 (8,26)


0.020 (0,51) MIN
0.030 (0,76) D 0.300 (7,62)
0.015 (0,38)

0.200 (5,08) MAX Gauge Plane

Seating Plane

0.125 (3,18) MIN 0.010 (0,25) NOM

0.100 (2,54) 0.430 (10,92) MAX


0.021 (0,53)
0.015 (0,38)
0.010 (0,25) M

14/18 PIN ONLY


20 pin vendor option D
4040049/E 12/2002

NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body lrngth (Dim A).
D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


MECHANICAL DATA

MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000

DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE


24 PINS SHOWN

0,23
0,40 0,07 M
0,13
24 13

0,16 NOM
4,50 6,60
4,30 6,20

Gage Plane

0,25

0°–8°
0,75
1 12
0,50
A

Seating Plane

0,15
1,20 MAX 0,08
0,05

PINS **
14 16 20 24 38 48 56
DIM

A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40

A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20

4073251/E 08/00

NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: 24/48 Pins – MO-153
14/16/20/56 Pins – MO-194

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


MECHANICAL DATA

MSOI003E – JANUARY 1995 – REVISED SEPTEMBER 2001

DW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE


16 PINS SHOWN

0.020 (0,51)
0.050 (1,27) 0.010 (0,25)
0.014 (0,35)
16 9

0.419 (10,65)
0.400 (10,15)
0.299 (7,59) 0.010 (0,25) NOM
0.291 (7,39)

Gage Plane

0.010 (0,25)
1 8
0°– 8° 0.050 (1,27)
A 0.016 (0,40)

Seating Plane

0.012 (0,30)
0.104 (2,65) MAX 0.004 (0,10)
0.004 (0,10)

PINS **
16 18 20 24 28
DIM

0.410 0.462 0.510 0.610 0.710


A MAX
(10,41) (11,73) (12,95) (15,49) (18,03)

0.400 0.453 0.500 0.600 0.700


A MIN
(10,16) (11,51) (12,70) (15,24) (17,78)

4040000/E 08/01

NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-013

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


MECHANICAL DATA

MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001

DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE


28 PINS SHOWN

0,38
0,65 0,15 M
0,22
28 15

0,25
0,09
5,60 8,20
5,00 7,40

Gage Plane

1 14 0,25

A 0°–ā8° 0,95
0,55

Seating Plane

2,00 MAX 0,05 MIN 0,10

PINS **
14 16 20 24 28 30 38
DIM

A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90

A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30

4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


MECHANICAL DATA

MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999

PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE


14 PINS SHOWN

0,30
0,65 0,10 M
0,19
14 8

0,15 NOM
4,50 6,60
4,30 6,20

Gage Plane

0,25
1 7
0°– 8°
A 0,75
0,50

Seating Plane

1,20 MAX 0,15 0,10


0,05

PINS **
8 14 16 20 24 28
DIM

A MAX 3,10 5,10 5,10 6,60 7,90 9,80

A MIN 2,90 4,90 4,90 6,40 7,70 9,60

4040064/F 01/97

NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1


IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:

Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Interface interface.ti.com Digital Control www.ti.com/digitalcontrol
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
Telephony www.ti.com/telephony
Video & Imaging www.ti.com/video
Wireless www.ti.com/wireless

Mailing Address: Texas Instruments


Post Office Box 655303 Dallas, Texas 75265

Copyright  2003, Texas Instruments Incorporated

You might also like