EFM8 Laser Bee Family

EFM8LB1 Data Sheet

The EFM8LB1, part of the Laser Bee family of MCUs, is a per-

formance line of 8-bit microcontrollers with a comprehensive ana- KEY FEATURES

log and digital feature set in small packages. • Pipelined 8-bit 8051 MCU Core with
72 MHz operating frequency
These devices offer state-of-the-art performance by integrating 14-bit ADC, internal
calibrated temperature sensor (±3 °C), and up to four 12-bit DACs into small packages, • Up to 29 multifunction I/O pins
making them ideal for the most stringent analog requirement applications. With an effi- • One 14-bit, 900 ksps ADC
cient, pipelined 8051 core with maximum operating frequency at 72 MHz, various com- • Up to four 12-bit DACs with
munication interfaces, and four channels of configurable logic, the EFM8LB1 family is synchronization and PWM capabilities
optimal for many embedded applications. • Two low-current analog comparators with
built-in reference DACs
• Internal calibrated temperature sensor
EFM8LB1 applications include the following:
(±3 °C)
• Optical network modules • Industrial control and automation • Internal 72 MHz and 24.5 MHz oscillators
accurate to ±2%
• Precision instrumentation • Smart sensors
• Four channels of Configurable Logic
• 6-channel PWM / PCA
• Six 16-bit general-purpose timers

Core / Memory Clock Management Energy Management

High Frequency
CIP-51 8051 Core External Internal LDO
72 MHz RC Power-On Reset
(72 MHz) Oscillator
Oscillator
Regulator

Flash Program High Frequency

RAM Memory Debug Interface Low Frequency
Memory 24.5 MHz RC Brown-Out Detector
(up to 4352 bytes) with C2 RC Oscillator
(up to 64 KB) Oscillator

8-bit SFR bus

Serial Interfaces I/O Ports Timers and Triggers Analog Interfaces Security
Timers
External 0/1/2/5
PCA/PWM 2x 16-bit CRC
2 x UART SPI Pin Reset ADC
Interrupts Comparators
Watchdog
Timer
Timer 3/4
Internal
High-Speed General Up to 4 x
I2C / SMBus Pin Wakeup Voltage
I2C Slave Purpose I/O 4 x Configurable Logic Units Voltage DAC
Reference

Lowest power mode with peripheral operational:

Normal Idle Suspend Snooze Shutdown

silabs.com | Building a more connected world. Rev. 1.3

 EFM8LB1 Data Sheet
Feature List

1. Feature List

The EFM8LB1 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.
• Core: • Analog:
• Pipelined CIP-51 Core • 14/12/10-Bit Analog-to-Digital Converter (ADC)
• Fully compatible with standard 8051 instruction set • Internal calibrated temperature sensor (±3 °C)
• 70% of instructions execute in 1-2 clock cycles • 4 x 12-Bit Digital-to-Analog Converters (DAC)
• 72 MHz maximum operating frequency • 2 x Low-current analog comparators with adjustable refer-
• Memory: ence
• Up to 64 kB flash memory (63 kB user-accessible), in-sys- • Communications and Digital Peripherals:
tem re-programmable from firmware in 512-byte sectors • 2 x UART, up to 3 Mbaud
• Up to 4352 bytes RAM (including 256 bytes standard 8051 • SPI™ Master / Slave, up to 12 Mbps
RAM and 4096 bytes on-chip XRAM)
• SMBus™/I2C™ Master / Slave, up to 400 kbps
• Power:
• I2C High-Speed Slave, up to 3.4 Mbps
• Internal LDO regulator for CPU core voltage
• 16-bit CRC unit, supporting automatic CRC of flash at 256-
• Power-on reset circuit and brownout detectors byte boundaries
• I/O: Up to 29 total multifunction I/O pins: • 4 Configurable Logic Units
• Up to 25 pins 5 V tolerant under bias • Timers/Counters and PWM:
• Selectable state retention through reset events • 6-channel Programmable Counter Array (PCA) supporting
• Flexible peripheral crossbar for peripheral routing PWM, capture/compare, and frequency output modes
• 5 mA source, 12.5 mA sink allows direct drive of LEDs • 6 x 16-bit general-purpose timers
• Clock Sources: • Independent watchdog timer, clocked from the low frequen-
• Internal 72 MHz oscillator with accuracy of ±2% cy oscillator
• Internal 24.5 MHz oscillator with ±2% accuracy • On-Chip, Non-Intrusive Debugging
• Internal 80 kHz low-frequency oscillator • Full memory and register inspection
• External CMOS clock option (up to 50 MHz) • Four hardware breakpoints, single-stepping
• External RC oscillator (up to 3.2 MHz) • Pre-programmed UART or SMBus bootloader

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8LB1 devices are truly standalone
system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field up-
grades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit
debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory
and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional
while debugging. Device operation is specified from 2.2 V up to a 3.6 V supply. Devices are available in 4x4 mm 32-pin QFN, 3x3 mm
24-pin QFN, 32-pin QFP, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

silabs.com | Building a more connected world. Rev. 1.3 | 2

 EFM8LB1 Data Sheet
Ordering Information

2. Ordering Information

EFM8 LB1 2 F 64 E S1 – A – QFN32 R

Tape and Reel (Optional)

Package Type
Revision
SMBus Bootloader (S) and Bootloader Revision (0 or 1) (Optional)
Temperature Grade E (-40 to +105)
Flash Memory Size – 64 KB
Memory Type (Flash)
Family Feature Set
Laser Bee 1 Family
Silicon Labs EFM8 Product Line

Figure 2.1. EFM8LB1 Part Numbering

All EFM8LB1 family members have the following features:

• CIP-51 Core running up to 72 MHz
• Three Internal Oscillators (72 MHz, 24.5 MHz and 80 kHz)
• SMBus
• I2C Slave
• SPI
• 2 UARTs
• 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
• Six 16-bit Timers
• Four Configurable Logic Units
• 14-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, temperature sensor, channel sequencer, and direct-
to-XRAM data transfer
• Two Analog Comparators
• 16-bit CRC Unit
• Temperature range: -40 to +105 °C

In addition to these features, each part number in the EFM8LB1 family has a set of features that vary across the product line. The
product selection guide shows the features available on each family member.

Table 2.1. Product Selection Guide

Pb-free (RoHS Compliant)
Digital Port I/Os (Total)
Ordering Part Number

Comparator 0 Inputs

Comparator 1 Inputs
Flash Memory (kB)

Bootloader Type

Bootloader Pins
ADC0 Channels

Voltage DACs
RAM (Bytes)

Package

EFM8LB12F64E-C-QFN32 64 4352 29 20 4 10 9 UART P0.4 / P0.52 Yes QFN32

EFM8LB12F64E-C-QFP32 64 4352 28 20 4 10 9 UART P0.4 / P0.52 Yes QFP32

silabs.com | Building a more connected world. Rev. 1.3 | 3

 EFM8LB1 Data Sheet
Ordering Information

Pb-free (RoHS Compliant)

Digital Port I/Os (Total)
Ordering Part Number

Comparator 0 Inputs

Comparator 1 Inputs
Flash Memory (kB)

Bootloader Type

Bootloader Pins
ADC0 Channels

Voltage DACs
RAM (Bytes)

Package
EFM8LB12F64E-C-QFN24 64 4352 20 12 4 6 6 UART P0.4 / P0.52 Yes QFN24

EFM8LB12F64E-C-QSOP24 64 4352 21 13 4 6 7 UART P0.4 / P0.52 Yes QSOP24

EFM8LB12F64ES0-C-QFN32 64 4352 29 20 4 10 9 SMBus P0.2 / P0.32 Yes QFN32

EFM8LB12F64ES0-C-QFN24 64 4352 20 12 4 6 6 SMBus P0.2 / P0.32 Yes QFN24

EFM8LB12F64ES1-C-QFN32 64 4352 29 20 4 10 9 SMBus P0.2 / P0.42 Yes QFN32

EFM8LB12F64ES1-C-QFN24 64 4352 20 12 4 6 6 SMBus P0.2 / P0.42 Yes QFN24

EFM8LB12F32E-C-QFN32 32 2304 29 20 4 10 9 UART P0.4 / P0.52 Yes QFN32

EFM8LB12F32E-C-QFP32 32 2304 28 20 4 10 9 UART P0.4 / P0.52 Yes QFP32

EFM8LB12F32E-C-QFN24 32 2304 20 12 4 6 6 UART P0.4 / P0.52 Yes QFN24

EFM8LB12F32E-C-QSOP24 32 2304 21 13 4 6 7 UART P0.4 / P0.52 Yes QSOP24

EFM8LB12F32ES0-C-QFN32 32 2304 29 20 4 10 9 SMBus P0.2 / P0.32 Yes QFN32

EFM8LB12F32ES0-C-QFN24 32 2304 20 12 4 6 6 SMBus P0.2 / P0.32 Yes QFN24

EFM8LB12F32ES1-C-QFN32 32 2304 29 20 4 10 9 SMBus P0.2 / P0.42 Yes QFN32

EFM8LB12F32ES1-C-QFN24 32 2304 20 12 4 6 6 SMBus P0.2 / P0.42 Yes QFN24

EFM8LB11F32E-C-QFN32 32 2304 29 20 21 10 9 UART P0.4 / P0.52 Yes QFN32

EFM8LB11F32E-C-QFP32 32 2304 28 20 21 10 9 UART P0.4 / P0.52 Yes QFP32

EFM8LB11F32E-C-QFN24 32 2304 20 12 21 6 6 UART P0.4 / P0.52 Yes QFN24

EFM8LB11F32E-C-QSOP24 32 2304 21 13 21 6 7 UART P0.4 / P0.52 Yes QSOP24

EFM8LB11F32ES0-C-QFN32 32 2304 29 20 21 10 9 SMBus P0.2 / P0.32 Yes QFN32

EFM8LB11F32ES0-C-QFN24 32 2304 20 12 21 6 6 SMBus P0.2 / P0.32 Yes QFN24

EFM8LB11F32ES1-C-QFN32 32 2304 29 20 21 10 9 SMBus P0.2 / P0.42 Yes QFN32

EFM8LB11F32ES1-C-QFN24 32 2304 20 12 21 6 6 SMBus P0.2 / P0.42 Yes QFN24

EFM8LB11F16E-C-QFN32 16 1280 29 20 21 10 9 UART P0.4 / P0.52 Yes QFN32

EFM8LB11F16E-C-QFP32 16 1280 28 20 21 10 9 UART P0.4 / P0.52 Yes QFP32

EFM8LB11F16E-C-QFN24 16 1280 20 12 21 6 6 UART P0.4 / P0.52 Yes QFN24

EFM8LB11F16E-C-QSOP24 16 1280 21 13 21 6 7 UART P0.4 / P0.52 Yes QSOP24

EFM8LB11F16ES0-C-QFN32 16 1280 29 20 21 10 9 SMBus P0.2 / P0.32 Yes QFN32

EFM8LB11F16ES0-C-QFN24 16 1280 20 12 21 6 6 SMBus P0.2 / P0.32 Yes QFN24

EFM8LB11F16ES1-C-QFN32 16 1280 29 20 21 10 9 SMBus P0.2 / P0.42 Yes QFN32

silabs.com | Building a more connected world. Rev. 1.3 | 4

 EFM8LB1 Data Sheet
Ordering Information

Pb-free (RoHS Compliant)

Digital Port I/Os (Total)
Ordering Part Number

Comparator 0 Inputs

Comparator 1 Inputs
Flash Memory (kB)

Bootloader Type

Bootloader Pins
ADC0 Channels

Voltage DACs
RAM (Bytes)

Package
EFM8LB11F16ES1-C-QFN24 16 1280 20 12 21 6 6 SMBus P0.2 / P0.42 Yes QFN24

EFM8LB10F16E-C-QFN32 16 1280 29 20 0 10 9 UART P0.4 / P0.52 Yes QFN32

EFM8LB10F16E-C-QFP32 16 1280 28 20 0 10 9 UART P0.4 / P0.52 Yes QFP32

EFM8LB10F16E-C-QFN24 16 1280 20 12 0 6 6 UART P0.4 / P0.52 Yes QFN24

EFM8LB10F16E-C-QSOP24 16 1280 21 13 0 6 7 UART P0.4 / P0.52 Yes QSOP24

EFM8LB10F16ES0-C-QFN32 16 1280 29 20 0 10 9 SMBus P0.2 / P0.32 Yes QFN32

EFM8LB10F16ES0-C-QFN24 16 1280 20 12 0 6 6 SMBus P0.2 / P0.32 Yes QFN24

EFM8LB10F16ES1-C-QFN32 16 1280 29 20 0 10 9 SMBus P0.2 / P0.42 Yes QFN32

EFM8LB10F16ES1-C-QFN24 16 1280 20 12 0 6 6 SMBus P0.2 / P0.42 Yes QFN24

Note:
1. DAC0 and DAC1 are enabled on devices with 2 DACs available.
2. See 3.10 Bootloader for more information on the bootloader types and pin usage.

silabs.com | Building a more connected world. Rev. 1.3 | 5

Table of Contents
1. Feature List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
3. System Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3.2 Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.3 I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3.4 Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
3.5 Counters/Timers and PWM . . . . . . . . . . . . . . . . . . . . . . . . . .10
3.6 Communications and Other Digital Peripherals . . . . . . . . . . . . . . . . . . .11
3.7 Analog. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
3.8 Reset Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
3.9 Debugging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
3.10 Bootloader . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

4. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . 18
4.1 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . .18
4.1.1 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . .18
4.1.2 Power Consumption. . . . . . . . . . . . . . . . . . . . . . . . . . .19
4.1.3 Reset and Supply Monitor . . . . . . . . . . . . . . . . . . . . . . . . .21
4.1.4 Flash Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
4.1.5 Power Management Timing . . . . . . . . . . . . . . . . . . . . . . . .22
4.1.6 Internal Oscillators . . . . . . . . . . . . . . . . . . . . . . . . . . .22
4.1.7 External Clock Input . . . . . . . . . . . . . . . . . . . . . . . . . . .23
4.1.8 External Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . .23
4.1.9 ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
4.1.10 Voltage Reference . . . . . . . . . . . . . . . . . . . . . . . . . . .27
4.1.11 Temperature Sensor . . . . . . . . . . . . . . . . . . . . . . . . . .28
4.1.12 1.8 V Internal LDO Voltage Regulator . . . . . . . . . . . . . . . . . . . .28
4.1.13 DACs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
4.1.14 Comparators . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
4.1.15 Configurable Logic . . . . . . . . . . . . . . . . . . . . . . . . . . .31
4.1.16 Port I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32
4.1.17 SMBus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
4.2 Thermal Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
4.3 Absolute Maximum Ratings. . . . . . . . . . . . . . . . . . . . . . . . . .36

5. Typical Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . . . 37

5.1 Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37
5.2 Debug . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38
5.3 Other Connections. . . . . . . . . . . . . . . . . . . . . . . . . . . . .38

6. Pin Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

silabs.com | Building a more connected world. Rev. 1.3 | 6

 6.1 EFM8LB1x-QFN32 Pin Definitions . . . . . . . . . . . . . . . . . . . . . . .39
6.2 EFM8LB1x-QFP32 Pin Definitions . . . . . . . . . . . . . . . . . . . . . . .44
6.3 EFM8LB1x-QFN24 Pin Definitions . . . . . . . . . . . . . . . . . . . . . . .49
6.4 EFM8LB1x-QSOP24 Pin Definitions . . . . . . . . . . . . . . . . . . . . . . .54

7. QFN32 Package Specifications. . . . . . . . . . . . . . . . . . . . . . . . 59

7.1 Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . .59
7.2 PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61
7.3 Package Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . .62

8. QFP32 Package Specifications . . . . . . . . . . . . . . . . . . . . . . . . 63

8.1 Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . .63
8.2 PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65
8.3 Package Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . .66

9. QFN24 Package Specifications. . . . . . . . . . . . . . . . . . . . . . . . 67

9.1 Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . .67
9.2 PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69
9.3 Package Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . .70

10. QSOP24 Package Specifications . . . . . . . . . . . . . . . . . . . . . .71

10.1 Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . .71
10.2 PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . .73
10.3 Package Marking. . . . . . . . . . . . . . . . . . . . . . . . . . . . .74

11. Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

silabs.com | Building a more connected world. Rev. 1.3 | 7

 EFM8LB1 Data Sheet
System Overview

3. System Overview

3.1 Introduction

CIP-51 8051 Controller Port I/O Configuration

Debug / Core
C2D
Programming Digital Peripherals
Hardware
UART0
64 KB ISP Flash VIO
C2CK/RSTb Program Memory UART1
Reset
Timers 0,
Power-On 1, 2, 3, 4, 5
Reset 256 Byte SRAM Port 0
Priority P0.n
6-ch PCA Drivers
Crossbar
Supply I2C Slave Decoder
Monitor 4096 Byte XRAM
I2C /
SMBus Port 1
P1.n
Drivers
VDD SPI
Power
Net CRC
Independent SYSCLK
Voltage Watchdog Config. Port 2
Timer Crossbar P2.n
Regulator SFR Logic Drivers
Control
Bus Units (4)
GND
System Clock
Analog Peripherals Port 3
Configuration Drivers
P3.n

Low Freq. Internal 4 12-bit

Oscillator Reference DACs

CMOS Clock VDD VREF

EXTCLK
Input

External VDD
EXTOSC AMUX
RC Oscillator 14/12/10-
bit ADC
72 MHz 2% Temp
Oscillator Sensor

24.5 MHz 2%
Oscillator +
-+
-
2 Comparators

Figure 3.1. Detailed EFM8LB1 Block Diagram

This section describes the EFM8LB1 family at a high level.

For more information on the device packages and pinout, electrical specifications, and typical connection diagrams, see the EFM8LB1
Data Sheet. For more information on each module including register definitions, see the EFM8LB1 Reference Manual. For more infor-
mation on any errata, see the EFM8LB1 Errata.

silabs.com | Building a more connected world. Rev. 1.3 | 8

 EFM8LB1 Data Sheet
System Overview

3.2 Power

All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devi-
ces without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the
device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when
not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little
power when they are not in use.

Table 3.1. Power Modes

Power Mode Details Mode Entry Wake-Up Sources

Normal Core and all peripherals clocked and fully operational

Idle • Core halted Set IDLE bit in PCON0 Any interrupt

• All peripherals clocked and fully operational
• Code resumes execution on wake event

Suspend • Core and peripheral clocks halted 1. Switch SYSCLK to • Timer 4 Event
• HFOSC0 and HFOSC1 oscillators stopped HFOSC0 • SPI0 Activity
• Regulator in normal bias mode for fast wake 2. Set SUSPEND bit in • I2C0 Slave Activity
PCON1
• Timer 3 and 4 may clock from LFOSC0 • Port Match Event
• Code resumes execution on wake event • Comparator 0 Falling
Edge
• CLUn Interrupt-Enabled
Event

Stop • All internal power nets shut down 1. Clear STOPCF bit in Any reset source
• Pins retain state REG0CN
• Exit on any reset source 2. Set STOP bit in
PCON0

Snooze • Core and peripheral clocks halted 1. Switch SYSCLK to • Timer 4 Event
• HFOSC0 and HFOSC1 oscillators stopped HFOSC0 • SPI0 Activity
• Regulator in low bias current mode for energy sav- 2. Set SNOOZE bit in • I2C0 Slave Activity
ings PCON1
• Port Match Event
• Timer 3 and 4 may clock from LFOSC0 • Comparator 0 Falling
• Code resumes execution on wake event Edge
• CLUn Interrupt-Enabled
Event

Shutdown • All internal power nets shut down 1. Set STOPCF bit in • RSTb pin reset
• Pins retain state REG0CN • Power-on reset
• Exit on pin or power-on reset 2. Set STOP bit in
PCON0

3.3 I/O

Digital and analog resources are externally available on the device’s multi-purpose I/O pins. Port pins P0.0-P2.3 can be defined as gen-
eral-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an
analog function. Port pins P2.4 to P3.7 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P3.0 or
P3.7, depending on the package option.

The port control block offers the following features:

• Up to 29 multi-functions I/O pins, supporting digital and analog functions.
• Flexible priority crossbar decoder for digital peripheral assignment.
• Two drive strength settings for each port.
• State retention feature allows pins to retain configuration through most reset sources.
• Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
• Up to 24 direct-pin interrupt sources with shared interrupt vector (Port Match).

silabs.com | Building a more connected world. Rev. 1.3 | 9

 EFM8LB1 Data Sheet
System Overview

3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system
clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

• Provides clock to core and peripherals.
• 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
• 72 MHz internal oscillator (HFOSC1), accurate to ±2% over supply and temperature corners.
• 80 kHz low-frequency oscillator (LFOSC0).
• External RC and CMOS clock options (EXTCLK and EXTOSC).
• Clock divider with eight settings for flexible clock scaling:
• Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
• HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

3.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU
intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare mod-
ule for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options.
Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software
Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own
associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

• 16-bit time base

• Programmable clock divisor and clock source selection
• Up to six independently-configurable channels
• 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
• Output polarity control
• Frequency output mode
• Capture on rising, falling or any edge
• Compare function for arbitrary waveform generation
• Software timer (internal compare) mode
• Can accept hardware “kill” signal from comparator 0 or comparator 1

silabs.com | Building a more connected world. Rev. 1.3 | 10

 EFM8LB1 Data Sheet
System Overview

Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and
the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time inter-
vals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary
modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

• Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
• Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
• 8-bit auto-reload counter/timer mode
• 13-bit counter/timer mode
• 16-bit counter/timer mode
• Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:
• Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
• LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
• Timer 4 is a low-power wake source, and can be chained together with Timer 3
• 16-bit auto-reload timer mode
• Dual 8-bit auto-reload timer mode
• External pin capture
• LFOSC0 capture
• Comparator 0 capture
• Configurable Logic output capture

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU
into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences
a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following
a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by
system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset.
The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

• Programmable timeout interval
• Runs from the low-frequency oscillator
• Lock-out feature to prevent any modification until a system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support
allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a
second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

• Asynchronous transmissions and receptions.
• Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive).
• 8- or 9-bit data.
• Automatic start and stop generation.
• Single-byte FIFO on transmit and receive.

silabs.com | Building a more connected world. Rev. 1.3 | 11

 EFM8LB1 Data Sheet
System Overview

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a
16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1
to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

• Asynchronous transmissions and receptions
• Dedicated baud rate generator supports baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
• 5, 6, 7, 8, or 9 bit data
• Automatic start and stop generation
• Automatic parity generation and checking
• Single-byte buffer on transmit and receive
• Auto-baud detection
• LIN break and sync field detection
• CTS / RTS hardware flow control

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a
master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select
(NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master
environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be
configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. Additional
general purpose port I/O pins can be used to select multiple slave devices in master mode.

• Supports 3- or 4-wire master or slave modes

• Supports external clock frequencies up to 12 Mbps in master or slave mode
• Support for all clock phase and polarity modes
• 8-bit programmable clock rate (master)
• Programmable receive timeout (slave)
• Two byte FIFO on transmit and receive
• Can operate in suspend or snooze modes and wake the CPU on reception of a byte
• Support for multiple masters on the same data lines

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specifica-
tion, version 1.1, and compatible with the I2C serial bus.

The SMBus module includes the following features:

• Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
• Support for master, slave, and multi-master modes
• Hardware synchronization and arbitration for multi-master mode
• Clock low extending (clock stretching) to interface with faster masters
• Hardware support for 7-bit slave and general call address recognition
• Firmware support for 10-bit slave address decoding
• Ability to inhibit all slave states
• Programmable data setup/hold times
• Transmit and receive FIFOs (one byte) to help increase throughput in faster applications

silabs.com | Building a more connected world. Rev. 1.3 | 12

 EFM8LB1 Data Sheet
System Overview

I2C Slave (I2CSLAVE0)

The I2C Slave interface is a 2-wire, bidirectional serial bus that is compatible with the I2C Bus Specification 3.0. It is capable of transfer-
ring in high-speed mode (HS-mode) at speeds of up to 3.4 Mbps. Firmware can write to the I2C interface, and the I2C interface can
autonomously control the serial transfer of data. The interface also supports clock stretching for cases where the core may be tempora-
rily prohibited from transmitting a byte or processing a received byte during an I2C transaction. This module operates only as an I2C
slave device.

The I2C module includes the following features:

• Standard (up to 100 kbps), Fast (400 kbps), Fast Plus (1 Mbps), and High-speed (3.4 Mbps) transfer speeds
• Support for slave mode only
• Clock low extending (clock stretching) to interface with faster masters
• Hardware support for 7-bit slave address recognition
• Transmit and receive FIFOs (two byte) to help increase throughput in faster applications
• Hardware support for multiple slave addresses with the option to save the matching address in the receive FIFO

16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts
the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the
flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC
module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:
• Support for CCITT-16 polynomial
• Byte-level bit reversal
• Automatic CRC of flash contents on one or more 256-byte blocks
• Initial seed selection of 0x0000 or 0xFFFF

Configurable Logic Units (CLU0, CLU1, CLU2, and CLU3)

The Configurable Logic block consists of multiple Configurable Logic Units (CLUs). CLUs are flexible logic functions which may be used
for a variety of digital functions, such as replacing system glue logic, aiding in the generation of special waveforms, or synchronizing
system event triggers.

• Four configurable logic units (CLUs), with direct-pin and internal logic connections
• Each unit supports 256 different combinatorial logic functions (AND, OR, XOR, muxing, etc.) and includes a clocked flip-flop for syn-
chronous operations
• Units may be operated synchronously or asynchronously
• May be cascaded together to perform more complicated logic functions
• Can operate in conjunction with serial peripherals such as UART and SPI or timing peripherals such as timers and PCA channels
• Can be used to synchronize and trigger multiple on-chip resources (ADC, DAC, Timers, etc.)
• Asynchronous output may be used to wake from low-power states

silabs.com | Building a more connected world. Rev. 1.3 | 13

 EFM8LB1 Data Sheet
System Overview

3.7 Analog

14/12/10-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 14-, 12-, and 10-bit modes, integrated track-and hold and a program-
mable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to
measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external
reference sources.

• Up to 20 external inputs
• Single-ended 14-bit, 12-bit and 10-bit modes
• Supports an output update rate of up to 1 Msps in 12-bit mode
• Channel sequencer logic with direct-to-XDATA output transfers
• Operation in a low power mode at lower conversion speeds
• Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sour-
ces
• Output data window comparator allows automatic range checking
• Support for output data accumulation
• Conversion complete and window compare interrupts supported
• Flexible output data formatting
• Includes a fully-internal fast-settling 1.65 V reference and an on-chip precision 2.4 / 1.2 V reference, with support for using the sup-
ply as the reference, an external reference and signal ground
• Integrated factory-calibrated temperature sensor

12-Bit Digital-to-Analog Converters (DAC0, DAC1, DAC2, DAC3)

The DAC modules are 12-bit Digital-to-Analog Converters with the capability to synchronize multiple outputs together. The DACs are
fully configurable under software control. The voltage reference for the DACs is selectable between internal and external reference
sources.

• Voltage output with 12-bit performance

• Hardware conversion trigger, selectable between software, external I/O and internal timer and configurable logic sources
• Outputs may be configured to persist through reset and maintain output state to avoid system disruption
• Multiple DAC outputs can be synchronized together
• DAC pairs (DAC0 and 1 or DAC2 and 3) support complementary output waveform generation
• Outputs may be switched between two levels according to state of configurable logic / PWM input trigger
• Flexible input data formatting
• Supports references from internal supply, on-chip precision reference, or external VREF pin

Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher.
External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and
negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

• Up to 10 (CMP0) or 9 (CMP1) external positive inputs
• Up to 10 (CMP0) or 9 (CMP1) external negative inputs
• Additional input options:
• Internal connection to LDO output
• Direct connection to GND
• Direct connection to VDD
• Dedicated 6-bit reference DAC
• Synchronous and asynchronous outputs can be routed to pins via crossbar
• Programmable hysteresis between 0 and ±20 mV
• Programmable response time
• Interrupts generated on rising, falling, or both edges
• PWM output kill feature

silabs.com | Building a more connected world. Rev. 1.3 | 14

 EFM8LB1 Data Sheet
System Overview

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:
• The core halts program execution.
• Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
• External port pins are forced to a known state.
• Interrupts and timers are disabled.
All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The
contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. By default, the Port
I/O latches are reset to 1 in open-drain mode, with weak pullups enabled during and after the reset. Optionally, firmware may configure
the port I/O, DAC outputs, and precision reference to maintain state through system resets other than power-on resets. For Supply
Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program
counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution
begins at location 0x0000.

Reset sources on the device include the following:

• Power-on reset
• External reset pin
• Comparator reset
• Software-triggered reset
• Supply monitor reset (monitors VDD supply)
• Watchdog timer reset
• Missing clock detector reset
• Flash error reset

3.9 Debugging

The EFM8LB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debug-
ging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data
signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2
protocol.

silabs.com | Building a more connected world. Rev. 1.3 | 15

 EFM8LB1 Data Sheet
System Overview

3.10 Bootloader

All devices come pre-programmed with a UART0 bootloader or an SMBus bootloader. These bootloaders reside in the code security
page, which is the last page of code flash; they can be erased if they are not needed.

The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the boot-
loader in the system. Any other value in this location indicates that the bootloader is not present in flash.

When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The boot-
loader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader
is not present, the device will jump to the reset vector of 0x0000 after any reset.

Silicon Labs recommends the bootloader be disabled and the flash memory locked after the production programming step in applica-
tions where code security is a concern. More information about the factory bootloader protocol, usage, customization and best practices
can be found in AN945: EFM8 Factory Bootloader User Guide. Application notes can be found on the Silicon Labs website (www.si-
labs.com/8bit-appnotes) or within Simplicity Studio by using the [Application Notes] tile.

0xFFFF
Read-Only
64 Bytes
0xFFC0
0xFFBF
Reserved
0xFC00
0xFBFF Lock Byte

Bootloader
0xFBFE Bootloader Signature Byte

0xFBFD
Code Security Page
0xFA00 (1 x 512 Byte pages)
Bootloader Vector
0xF9FF

62 KB Code
(124 x 512 Byte pages)

0x0000
Reset Vector

Figure 3.2. Flash Memory Map with Bootloader — 62.5 KB Devices

Table 3.2. Summary of Pins for Bootloader Communication

Bootloader Pins for Bootload Communication

UART TX – P0.4

RX – P0.5

silabs.com | Building a more connected world. Rev. 1.3 | 16

 EFM8LB1 Data Sheet
System Overview

Bootloader Pins for Bootload Communication

SMBus - S0 part numbers P0.2 – SDA1

P0.3 – SCL1

SMBus - S1 part numbers P0.2 – SDA1

P0.4 – SCL1

Note:
1. The STK uses these pins for another purpose, so there is a special SMBus bootloader build for the STK only included in AN945:
EFM8 Factory Bootloader User Guide that uses P1.2 (SDA) and P1.3 (SCL).

Table 3.3. Summary of Pins for Bootload Mode Entry

Device Package Pin for Bootload Mode Entry

QFN32 P3.7 / C2D

QFP32 P3.7 / C2D

QFN24 P3.0 / C2D

QSOP24 P3.0 / C2D

silabs.com | Building a more connected world. Rev. 1.3 | 17

 EFM8LB1 Data Sheet
Electrical Specifications

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page
18, unless stated otherwise.

4.1.1 Recommended Operating Conditions

Table 4.1. Recommended Operating Conditions

Parameter Symbol Test Condition Min Typ Max Unit

Operating Supply Voltage on VDD VDD 2.2 — 3.6 V

Operating Supply Voltage on VIO2, VIO 2.2 — VDD V

3
1.713 — VDD V

System Clock Frequency fSYSCLK 0 — 73.5 MHz

Operating Ambient Temperature TA -40 — 105 °C

Note:
1. All voltages with respect to GND
2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.
3. I/O have reduced current drive/sink capabilities at lower VIO levels. See 4.1.16 Port I/O for additional information.

silabs.com | Building a more connected world. Rev. 1.3 | 18

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.2 Power Consumption

Table 4.2. Power Consumption

Parameter Symbol Test Condition Min Typ Max Unit

Digital Core Supply Current

Normal Mode-Full speed with code IDD FSYSCLK = 72 MHz (HFOSC1)2 — 12.9 15 mA
executing from flash
FSYSCLK = 24.5 MHz (HFOSC0)2 — 4.2 5 mA

FSYSCLK = 1.53 MHz (HFOSC0)2 — 625 1050 μA

FSYSCLK = 80 kHz3 — 155 575 μA

Idle Mode-Core halted with periph- IDD FSYSCLK = 72 MHz (HFOSC1)2 — 9.6 11.1 mA
erals running
FSYSCLK = 24.5 MHz (HFOSC0)2 — 3.14 3.8 mA

FSYSCLK = 1.53 MHz (HFOSC0)2 — 520 950 μA

FSYSCLK = 80 kHz3 — 135 550 μA

Suspend Mode-Core halted and IDD LFO Running — 125 545 μA

high frequency clocks stopped,
Supply monitor off. LFO Stopped — 120 535 μA

Snooze Mode-Core halted and IDD LFO Running — 23 430 μA

high frequency clocks stopped.
Regulator in low-power state, Sup- LFO Stopped — 19 425 μA
ply monitor off.

Stop Mode—Core halted and all IDD — 120 535 μA

clocks stopped,Internal LDO On,
Supply monitor off.

Shutdown Mode—Core halted and IDD — 0.2 2.1 μA

all clocks stopped,Internal LDO
Off, Supply monitor off.

Analog Peripheral Supply Currents

High-Frequency Oscillator 0 IHFOSC0 Operating at 24.5 MHz, — 120 135 μA

TA = 25 °C

High-Frequency Oscillator 1 IHFOSC1 Operating at 72 MHz, — 1285 1340 μA

TA = 25 °C

Low-Frequency Oscillator ILFOSC Operating at 80 kHz, — 3.7 6 μA

TA = 25 °C

silabs.com | Building a more connected world. Rev. 1.3 | 19

 EFM8LB1 Data Sheet
Electrical Specifications

Parameter Symbol Test Condition Min Typ Max Unit

ADC04 IADC High Speed Mode — 1275 1700 μA

1 Msps, 12-bit conversions

Normal bias settings

VDD = 3.0 V

Low Power Mode — 390 530 μA

350 ksps, 12-bit conversions

Low power bias settings

VDD = 3.0 V

Internal ADC0 Reference5 IVREFFS High Speed Mode — 700 790 μA

Low Power Mode — 170 210 μA

On-chip Precision Reference IVREFP — 75 — µA

Temperature Sensor ITSENSE — 68 120 μA

Digital-to-Analog Converters IDAC — 125 — µA

(DAC0, DAC1, DAC2, DAC3)6

Comparators (CMP0, CMP1) ICMP CPMD = 11 — 0.5 — μA

CPMD = 10 — 3 — μA

CPMD = 01 — 10 — μA

CPMD = 00 — 25 — μA

Comparator Reference7 ICPREF — 24 — μA

Voltage Supply Monitor (VMON0) IVMON — 15 20 μA

Note:
1. Currents are additive. For example, where IDD is specified and the mode is not mutually exclusive, enabling the functions increa-
ses supply current by the specified amount.
2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator.
3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator.
4. ADC0 power excludes internal reference supply current.
5. The internal reference is enabled as-needed when operating the ADC in low power mode. Total ADC + Reference current will
depend on sampling rate.
6. DAC supply current for each enabled DA and not including external load on pin.
7. This value is the current sourced from the pin or supply selected as the full-scale reference to the comparator DAC.

silabs.com | Building a more connected world. Rev. 1.3 | 20

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

Parameter Symbol Test Condition Min Typ Max Unit

VDD Supply Monitor Threshold VVDDM 1.95 2.05 2.15 V

Power-On Reset (POR) Threshold VPOR Rising Voltage on VDD — 1.4 — V

Falling Voltage on VDD 0.75 — 1.36 V

VDD Ramp Time tRMP Time to VDD > 2.2 V 10 — — μs

Reset Delay from POR tPOR Relative to VDD > VPOR 3 10 31 ms

Reset Delay from non-POR source tRST Time between release of reset — 50 — μs
source and code execution

RST Low Time to Generate Reset tRSTL 15 — — μs

Missing Clock Detector Response tMCD FSYSCLK >1 MHz — 0.625 1.2 ms
Time (final rising edge to reset)

Missing Clock Detector Trigger FMCD — 7.5 13.5 kHz

Frequency

VDD Supply Monitor Turn-On Time tMON — 2 — μs

4.1.4 Flash Memory

Table 4.4. Flash Memory

Parameter Symbol Test Condition Min Typ Max Units

Write Time1 ,2 tWRITE One Byte, 19 20 21 μs

FSYSCLK = 24.5 MHz

Erase Time1 ,2 tERASE One Page, 5.2 5.35 5.5 ms

FSYSCLK = 24.5 MHz

VDD Voltage During Programming3 VPROG 2.2 — 3.6 V

Endurance (Write/Erase Cycles) NWE 20k 100k — Cycles

CRC Calculation Time tCRC One 256-Byte Block — 5.5 — µs

SYSCLK = 48 MHz

Note:
1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.
2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If
user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is
recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.
3. Flash can be safely programmed at any voltage above the supply monitor threshold (VVDDM).
4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

silabs.com | Building a more connected world. Rev. 1.3 | 21

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.5 Power Management Timing

Table 4.5. Power Management Timing

Parameter Symbol Test Condition Min Typ Max Units

Idle Mode Wake-up Time tIDLEWK 2 — 3 SYSCLKs

Suspend Mode Wake-up Time tSUS- SYSCLK = HFOSC0 — 170 — ns

PENDWK
CLKDIV = 0x00

Snooze Mode Wake-up Time tSLEEPWK SYSCLK = HFOSC0 — 12 — µs

CLKDIV = 0x00

4.1.6 Internal Oscillators

Table 4.6. Internal Oscillators

Parameter Symbol Test Condition Min Typ Max Unit

High Frequency Oscillator 0 (24.5 MHz)

Oscillator Frequency fHFOSC0 Full Temperature and Supply 24 24.5 25 MHz

Range

Power Supply Sensitivity PSSHFOS TA = 25 °C — 0.5 — %/V

C0

Temperature Sensitivity TSHFOSC0 VDD = 3.0 V — 40 — ppm/°C

High Frequency Oscillator 1 (72 MHz)

Oscillator Frequency fHFOSC1 Full Temperature and Supply 70.5 72 73.5 MHz
Range

Power Supply Sensitivity PSSHFOS TA = 25 °C — 300 — ppm/V

C1

Temperature Sensitivity TSHFOSC1 VDD = 3.0 V — 103 — ppm/°C

Low Frequency Oscillator (80 kHz)

Oscillator Frequency fLFOSC Full Temperature and Supply 75 80 85 kHz

Range

Power Supply Sensitivity PSSLFOSC TA = 25 °C — 0.05 — %/V

Temperature Sensitivity TSLFOSC VDD = 3.0 V — 65 — ppm/°C

silabs.com | Building a more connected world. Rev. 1.3 | 22

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.7 External Clock Input

Table 4.7. External Clock Input

Parameter Symbol Test Condition Min Typ Max Unit

External Input CMOS Clock fCMOS 0 — 50 MHz

Frequency (at EXTCLK pin)

External Input CMOS Clock High tCMOSH 9 — — ns

Time

External Input CMOS Clock Low tCMOSL 9 — — ns

Time

4.1.8 External Oscillator

Table 4.8. External Oscillator

Parameter Symbol Test Condition Min Typ Max Unit

Frequency fEXTOSC XFCN = 000 0.02 — 25 kHz

XFCN = 001 25 — 50 kHz

XFCN = 010 50 — 100 kHz

XFCN = 011 100 — 200 kHz

XFCN = 100 200 — 400 kHz

XFCN = 101 400 — 800 kHz

XFCN = 110 800 — 1600 kHz

XFCN = 111 1.6 — 3.2 MHz

silabs.com | Building a more connected world. Rev. 1.3 | 23

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.9 ADC

Table 4.9. ADC

Parameter Symbol Test Condition Min Typ Max Unit

Resolution Nbits 14 Bit Mode 14 Bits

12 Bit Mode 12 Bits

10 Bit Mode 10 Bits

Throughput Rate fS 14 Bit Mode — — 900 ksps

(High Speed Mode) 12 Bit Mode — — 1 Msps

10 Bit Mode — — 1.125 Msps

Throughput Rate fS 14 Bit Mode — — 320 ksps

(Low Power Mode) 12 Bit Mode — — 340 ksps

10 Bit Mode — — 360 ksps

Tracking Time tTRK High Speed Mode 217.81 — — ns

Low Power Mode 450 — — ns

Power-On Time tPWR 1.2 — — μs

SAR Clock Frequency fSAR High Speed Mode — — 18.36 MHz

Low Power Mode — — 12.25 MHz

Conversion Time2 tCNV 14-Bit Conversion, 0.81 μs

SAR Clock =18 MHz,

System Clock = 72 MHz.

12-Bit Conversion, 0.7 μs

SAR Clock =18 MHz,

System Clock = 72 MHz.

10-Bit Conversion, 0.59 μs

SAR Clock =18 MHz,

System Clock = 72 MHz.

Sample/Hold Capacitor CSAR Gain = 1 — 5.2 — pF

Gain = 0.75 — 3.9 — pF

Gain = 0.5 — 2.6 — pF

Gain = 0.25 — 1.3 — pF

Input Pin Capacitance CIN High Quality Input — 20 — pF

Normal Input — 20 — pF

Input Mux Impedance RMUX High Quality Input — 330 — Ω

Normal Input — 550 — Ω

Voltage Reference Range VREF 1 — VIO V

Input Voltage Range3 VIN 0 — VREF / V

Gain

silabs.com | Building a more connected world. Rev. 1.3 | 24

 EFM8LB1 Data Sheet
Electrical Specifications

Parameter Symbol Test Condition Min Typ Max Unit

Power Supply Rejection Ratio PSRRADC At 1 kHz — 66 — dB

At 1 MHz — 43 — dB

DC Performance

Integral Nonlinearity INL 14 Bit Mode -3.54 -1.2 / +5 8.54 LSB

12 Bit Mode -1.9 -0.35 / +1 1.9 LSB

10 Bit Mode -0.6 ±0.2 0.6 LSB

Differential Nonlinearity (Guaran- DNL 14 Bit Mode -14 ±1 2.54 LSB

teed Monotonic)
12 Bit Mode -0.9 ±0.3 0.9 LSB

10 Bit Mode -0.5 ±0.2 0.5 LSB

Offset Error5 EOFF 14 Bit Mode -84 -2.5 84 LSB

12 Bit Mode -2 0 2 LSB

10 Bit Mode -1 0 1 LSB

Offset Temperature Coefficient TCOFF — 0.011 — LSB/°C

Slope Error EM 14 Bit Mode -154 — 154 LSB

12 Bit Mode -2.6 — 2.6 LSB

10 Bit Mode -1.1 — 1.1 LSB

Dynamic Performance 10 kHz Sine Wave Input 1 dB below full scale, Max throughput, using AGND pin

Signal-to-Noise SNR 14 Bit Mode 664 72 — dB

12 Bit Mode 64 68 — dB

10 Bit Mode 59 61 — dB

Signal-to-Noise Plus Distortion SNDR 14 Bit Mode 664 72 — dB

12 Bit Mode 64 68 — dB

10 Bit Mode 59 61 — dB

Total Harmonic Distortion (Up to THD 14 Bit Mode — -74 — dB

5th Harmonic)
12 Bit Mode — -72 — dB

10 Bit Mode — -69 — dB

Spurious-Free Dynamic Range SFDR 14 Bit Mode — 74 — dB

12 Bit Mode — 74 — dB

10 Bit Mode — 71 — dB

silabs.com | Building a more connected world. Rev. 1.3 | 25

 EFM8LB1 Data Sheet
Electrical Specifications

Parameter Symbol Test Condition Min Typ Max Unit

Note:
1. This time is equivalent to four periods of a clock running at 18 MHz + 2%.
2. Conversion Time does not include Tracking Time. Total Conversion Time is:

Total Conversion Time = RPT × (ADTK + NUMBITS + 1) × T(SARCLK) + (T(ADCCLK) × 4)

where RPT is the number of conversions represented by the ADRPT field and ADCCLK is the clock selected for the ADC.
3. Absolute input pin voltage is limited by the VIO supply.
4. Measured with characterization data and not production tested.
5. The offset is determined using curve fitting since the specification is measured using linear search where the intercept is always
positive.
6. Production test uses a 2.4 V external reference and external ground.

silabs.com | Building a more connected world. Rev. 1.3 | 26

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.10 Voltage Reference

Table 4.10. Voltage Reference

Parameter Symbol Test Condition Min Typ Max Unit

Internal Fast Settling Reference

Output Voltage VREFFS 1.62 1.65 1.68 V

(Full Temperature and Supply

Range)

Temperature Coefficient TCREFFS — 50 — ppm/°C

Turn-on Time tREFFS — — 1.5 μs

Power Supply Rejection PSRRREF — 400 — ppm/V

FS

On-chip Precision Reference

Valid Supply Range VDD 1.2 V Output 2.2 — 3.6 V

2.4 V Output 2.7 — 3.6 V

Output Voltage VREFP 1.2 V Output, VDD = 3.3 V, T = 25 1.195 1.2 1.205 V
°C

1.2 V Output 1.18 1.2 1.22 V

2.4 V Output, VDD = 3.3 V, T = 25 2.39 2.4 2.41 V

°C

2.4 V Output 2.36 2.4 2.44 V

Turn-on Time, settling to 0.5 LSB tVREFP 4.7 µF tantalum + 0.1 µF ceramic — 3 — ms
bypass on VREF pin

0.1 µF ceramic bypass on VREF — 100 — µs

pin

Load Regulation LRVREFP VREF = 2.4 V, Load = 0 to 200 µA — 8 — µV/µA

to GND

VREF = 1.2 V, Load = 0 to 200 µA — 5 — µV/µA

to GND

Load Capacitor CVREFP Load = 0 to 200 µA to GND 0.1 — — µF

Short-circuit current ISCVREFP — — 8 mA

Power Supply Rejection PSRRVRE — 75 — dB

FP

External Reference

Input Current IEXTREF ADC Sample Rate = 1 Msps; — 5 — μA

VREF = 3.0 V

silabs.com | Building a more connected world. Rev. 1.3 | 27

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.11 Temperature Sensor

Table 4.11. Temperature Sensor

Parameter Symbol Test Condition Min Typ Max Unit

Uncalibrated Offset VOFF TA = 0 °C — 751 — mV

Uncalibrated Offset Error1 EOFF TA = 0 °C — 19 — mV

Slope M — 2.82 — mV/°C

Slope Error1 EM — 29 — μV/°C

Linearity LIN T = 0 °C to 70 °C — -0.1 to — °C

0.15

T = -20 °C to 85 °C — -0.2 to — °C
0.35

T = -40 °C to 105 °C — -0.4 to 0.8 — °C

Turn-on Time tON — 3.5 — μs

Temp Sensor Error Using Typical ETOT T = 0 °C to 70 °C -2.6 — 1.8 °C

Slope and Factory-Calibrated Off-
set2, 3 T = -20 °C to 85 °C -2.9 — 2.7 °C

T = -40 °C to 105 °C -3.2 — 4.2 °C

Note:
1. Represents one standard deviation from the mean.
2. The factory-calibrated offset value is stored in the read-only area of flash in locations 0xFFD4 (low byte) and 0xFFD5 (high byte).
The 14-bit result represents the output of the ADC when sampling the temp sensor using the 1.65 V internal voltage reference.
3. The temp sensor error includes the offset calibration error, slope error, and linearity error. The values are based upon characteri-
zation and are not tested across temperature in production. The values represent three standard deviations above and below the
mean. Additional information on achieving high measurement accuracy is available in AN929: Accurate Temperature Sensing
with the EFM8 Laser Bee MCU Family.

4.1.12 1.8 V Internal LDO Voltage Regulator

Table 4.12. 1.8V Internal LDO Voltage Regulator

Parameter Symbol Test Condition Min Typ Max Unit

Output Voltage VOUT_1.8V 1.79 1.84 1.88 V

silabs.com | Building a more connected world. Rev. 1.3 | 28

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.13 DACs

Table 4.13. DACs

Parameter Symbol Test Condition Min Typ Max Unit

Output Voltage VOUT 0 — VDD V

Output Current IOUT -2 — 2 mA

Resolution Nbits 12 Bits

Throughput Rate fS — — 200 ksps

Integral Nonlinearity INL DAC0 and DAC2 -10 -1.77 / 10 LSB

1.56

DAC1 and DAC3 -11.5 -2.73 / 11.5 LSB

1.11

Differential Nonlinearity DNL -1 — 1 LSB

Output Noise VNOISE VREF = 2.4 V — 110 — μVRMS

fS = 0.1 Hz to 300 kHz

Slew Rate SLEW — ±1 — V/μs

Output Settling Time to 1% Full- tSETTLE VOUT change between 25% and — 2.6 5 μs
scale 75% Full Scale

Power-on Time tPWR — — 10 μs

Voltage Reference Range VREF 1.15 — VDD V

Power Supply Rejection Ratio PSRR DC, VOUT = 50% Full Scale — 78 — dB

Total Harmonic Distortion THD VOUT = 10 kHz sine wave, 10% to 54 — — dB

90%

Offset Error EOFF VREF = 2.4 V -8 0 8 LSB

Full-Scale Error EFS VREF = 2.4 V -13 ±5 13 LSB

External Load Impedance RLOAD 2 — — kΩ

External Load Capacitance1 CLOAD — — 100 pF

Load Regulation VOUT = 50% Full Scale — 100 1300 μV/mA

IOUT = -2 to 2 mA

Note:
1. No minimum external load capacitance is required. However, under low loading conditions, it is possible for the DAC output to
glitch during start-up. If smooth start-up is required, the minimum loading capacitance at the pin should be a minimum of 10 pF.

silabs.com | Building a more connected world. Rev. 1.3 | 29

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.14 Comparators

Table 4.14. Comparators

Parameter Symbol Test Condition Min Typ Max Unit

Response Time, CPMD = 00 tRESP0 +100 mV Differential — 100 — ns

(Highest Speed)
-100 mV Differential — 150 — ns

Response Time, CPMD = 11 (Low- tRESP3 +100 mV Differential — 1.5 — μs

est Power)
-100 mV Differential — 3.5 — μs

Positive Hysteresis HYSCP+ CPHYP = 00 — 0.4 — mV

Mode 0 (CPMD = 00) CPHYP = 01 — 8 — mV

CPHYP = 10 — 16 — mV

CPHYP = 11 — 32 — mV

Negative Hysteresis HYSCP- CPHYN = 00 — -0.4 — mV

Mode 0 (CPMD = 00) CPHYN = 01 — -8 — mV

CPHYN = 10 — -16 — mV

CPHYN = 11 — -32 — mV

Positive Hysteresis HYSCP+ CPHYP = 00 — 0.5 — mV

Mode 1 (CPMD = 01) CPHYP = 01 — 6 — mV

CPHYP = 10 — 12 — mV

CPHYP = 11 — 24 — mV

Negative Hysteresis HYSCP- CPHYN = 00 — -0.5 — mV

Mode 1 (CPMD = 01) CPHYN = 01 — -6 — mV

CPHYN = 10 — -12 — mV

CPHYN = 11 — -24 — mV

Positive Hysteresis HYSCP+ CPHYP = 00 — 0.7 — mV

Mode 2 (CPMD = 10) CPHYP = 01 — 4.5 — mV

CPHYP = 10 — 9 — mV

CPHYP = 11 — 18 — mV

Negative Hysteresis HYSCP- CPHYN = 00 — -0.6 — mV

Mode 2 (CPMD = 10) CPHYN = 01 — -4.5 — mV

CPHYN = 10 — -9 — mV

CPHYN = 11 — -18 — mV

Positive Hysteresis HYSCP+ CPHYP = 00 — 1.5 — mV

Mode 3 (CPMD = 11) CPHYP = 01 — 4 — mV

CPHYP = 10 — 8 — mV

CPHYP = 11 — 16 — mV

silabs.com | Building a more connected world. Rev. 1.3 | 30

 EFM8LB1 Data Sheet
Electrical Specifications

Parameter Symbol Test Condition Min Typ Max Unit

Negative Hysteresis HYSCP- CPHYN = 00 — -1.5 — mV

Mode 3 (CPMD = 11) CPHYN = 01 — -4 — mV

CPHYN = 10 — -8 — mV

CPHYN = 11 — -16 — mV

Input Range (CP+ or CP-) VIN -0.25 — VIO+0.25 V

Input Pin Capacitance CCP — 7.5 — pF

Internal Reference DAC Resolution Nbits 6 bits

Common-Mode Rejection Ratio CMRRCP — 70 — dB

Power Supply Rejection Ratio PSRRCP — 72 — dB

Input Offset Voltage VOFF TA = 25 °C -10 0 10 mV

Input Offset Tempco TCOFF — 3.5 — μV/°

4.1.15 Configurable Logic

Table 4.15. Configurable Logic

Parameter Symbol Test Condition Min Typ Max Unit

Propagation Delay tDLY Through single CLU — — 35.3 ns

Using an external pin

Through single CLU — 3 — ns

Using an internal connection

Clocking Frequency FCLK 1 or 2 CLUs Cascaded — — 73.5 MHz

3 or 4 CLUs Cascaded — — 36.75 MHz

silabs.com | Building a more connected world. Rev. 1.3 | 31

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.16 Port I/O

Table 4.16. Port I/O

Parameter Symbol Test Condition Min Typ Max Unit

Output High Voltage (High Drive) VOH IOH = -7 mA, VIO ≥ 3.0 V VIO - 0.7 — — V

IOH = -3.3 mA, 2.2 V ≤ VIO < 3.0 V VIO x 0.8 — — V

IOH = -1.8 mA, 1.71 V ≤ VIO < 2.2 V

Output Low Voltage (High Drive) VOL IOL = 13.5 mA, VIO ≥ 3.0 V — — 0.6 V

IOL = 7 mA, 2.2 V ≤ VIO < 3.0 V — — VIO x 0.2 V

IOL = 3.6 mA, 1.71 V ≤ VIO < 2.2 V

Output High Voltage (Low Drive) VOH IOH = -4.75 mA, VIO ≥ 3.0 V VIO - 0.7 — — V

IOH = -2.25 mA, 2.2 V ≤ VIO < 3.0 V VIO x 0.8 — — V

IOH = -1.2 mA, 1.71 V ≤ VIO < 2.2 V

Output Low Voltage (Low Drive) VOL IOL = 6.5 mA, VIO ≥ 3.0 V — — 0.6 V

IOL = 3.5 mA, 2.2 V ≤ VIO < 3.0 V — — VIO x 0.2 V

IOL = 1.8 mA, 1.71 V ≤ VIO < 2.2 V

Input High Voltage VIH 0.7 x — — V

VIO

Input Low Voltage VIL — — 0.3 x V

VIO

Pin Capacitance CIO — 7 — pF

Weak Pull-Up Current IPU VDD = 3.6 -30 -20 -10 μA

(VIN = 0 V)

Input Leakage (Pullups off or Ana- ILK GND < VIN < VIO -1.1 — 4 μA
log)

Input Leakage Current with VIN ILK VIO < VIN < VIO+2.5 V 0 5 150 μA
above VIO
Any pin except P3.0, P3.1, P3.2, or
P3.3

silabs.com | Building a more connected world. Rev. 1.3 | 32

 EFM8LB1 Data Sheet
Electrical Specifications

4.1.17 SMBus

Table 4.17. SMBus Peripheral Timing Performance (Master Mode)

Parameter Symbol Test Condition Min Typ Max Unit

Standard Mode (100 kHz Class)

I2C Operating Frequency fI2C 0 — 702 kHz

SMBus Operating Frequency fSMB 401 — 702 kHz

Bus Free Time Between STOP and tBUF 9.4 — — µs

START Conditions

Hold Time After (Repeated) tHD:STA 4.7 — — µs

START Condition

Repeated START Condition Setup tSU:STA 9.4 — — µs

Time

STOP Condition Setup Time tSU:STO 9.4 — — µs

Data Hold Time tHD:DAT 2753 — — ns

Data Setup Time tSU:DAT 3003 — — ns

Detect Clock Low Timeout tTIMEOUT 25 — — ms

Clock Low Period tLOW 4.7 — — µs

Clock High Period tHIGH 9.4 — 504 µs

Fast Mode (400 kHz Class)

I2C Operating Frequency fI2C 0 — 2562 kHz

SMBus Operating Frequency fSMB 401 — 2562 kHz

Bus Free Time Between STOP and tBUF 2.6 — — µs

START Conditions

Hold Time After (Repeated) tHD:STA 1.3 — — µs

START Condition

Repeated START Condition Setup tSU:STA 2.6 — — µs

Time

STOP Condition Setup Time tSU:STO 2.6 — — µs

Data Hold Time tHD:DAT 2753 — — ns

Data Setup Time tSU:DAT 3003 — — ns

Detect Clock Low Timeout tTIMEOUT 25 — — ms

Clock Low Period tLOW 1.3 — — µs

Clock High Period tHIGH 2.6 — 504 µs

silabs.com | Building a more connected world. Rev. 1.3 | 33

 EFM8LB1 Data Sheet
Electrical Specifications

Parameter Symbol Test Condition Min Typ Max Unit

Note:
1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.
2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifi-
cations.
3. Data setup and hold timing at 40 MHz or lower with EXTHOLD set to 1. The DLYEXT bit can be used to adjust the data setup and
hold times.
4. SMBus has a maximum requirement of 50 µs for Clock High Period. Operating frequencies lower than 40 kHz will be longer than
50 µs. I2C can support periods longer than 50 µs.

Table 4.18. SMBus Peripheral Timing Formulas (Master Mode)

Parameter Symbol Clocks

SMBus Operating Frequency fSMB fCSO / 3

Bus Free Time Between STOP and START Conditions tBUF 2 / fCSO

Hold Time After (Repeated) START Condition tHD:STA 1 / fCSO

Repeated START Condition Setup Time tSU:STA 2 / fCSO

STOP Condition Setup Time tSU:STO 2 / fCSO

Clock Low Period tLOW 1 / fCSO

Clock High Period tHIGH 2 / fCSO

Note:
1. fCSO is the SMBus peripheral clock source overflow frequency.

tLOW
VIH
SCL
VIL

tHIGH
tHD:STA tHD:DAT tSU:STA tSU:STO
tSU:DAT

VIH
SDA
VIL

tBUF

P S S P

Figure 4.1. SMBus Peripheral Timing Diagram (Master Mode)

silabs.com | Building a more connected world. Rev. 1.3 | 34

 EFM8LB1 Data Sheet
Electrical Specifications

4.2 Thermal Conditions

Table 4.19. Thermal Conditions

Parameter Symbol Test Condition Min Typ Max Unit

Thermal Resistance (Junction to θJA QFN24 Packages — 30 — °C/W

Ambient)
QFN32 Packages — 26 — °C/W

QFP32 Packages — 80 — °C/W

QSOP24 Packages — 65 — °C/W

Thermal Resistance (Junction to θJC QFN24 Packages — 32.8 — °C/W

Case)
QFN32 Packages — 20 — °C/W

QFP32 Packages — 24.3 — °C/W

QSOP24 Packages — 38.1 — °C/W

Note:
1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.

silabs.com | Building a more connected world. Rev. 1.3 | 35

 EFM8LB1 Data Sheet
Electrical Specifications

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.20 Absolute Maximum Ratings on page 36 may cause permanent damage to the device. This
is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation
listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For
more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/
support/quality/pages/default.aspx.

Table 4.20. Absolute Maximum Ratings

Parameter Symbol Test Condition Min Max Unit

Ambient Temperature Under Bias TBIAS -55 125 °C

Storage Temperature TSTG -65 150 °C

Voltage on VDD VDD GND-0.3 4.2 V

Voltage on VIO2 VIO GND-0.3 VDD+0.3 V

Voltage on I/O pins or RSTb, excluding VIN VIO > 3.3 V GND-0.3 5.8 V
P2.0-P2.3 (QFN24 and QSOP24) or
P3.0-P3.3 (QFN32 and QFP32) VIO < 3.3 V GND-0.3 VIO+2.5 V

Voltage on P2.0-P2.3 (QFN24 and VIN GND-0.3 VDD+0.3 V

QSOP24) or P3.0-P3.3 (QFN32 and
QFP32)

Total Current Sunk into Supply Pin IVDD — 400 mA

Total Current Sourced out of Ground IGND 400 — mA

Pin

Current Sourced or Sunk by any I/O IIO -100 100 mA

Pin or RSTb

Operating Junction Temperature TJ TA = -40 °C to 105 °C -40 130 °C

Note:
1. Exposure to maximum rating conditions for extended periods may affect device reliability.
2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

silabs.com | Building a more connected world. Rev. 1.3 | 36

 EFM8LB1 Data Sheet
Typical Connection Diagrams

5. Typical Connection Diagrams

5.1 Power

Figure 5.1 Power Connection Diagram on page 37 shows a typical connection diagram for the power pins of the device.

EFM8LB1 Device
2.2 - VDD V

VIO
2.2 - 3.6 V
4.7 µF and 0.1 µF bypass
capacitors required for VDD
each power pin placed as
close to the pins as
possible.

GND

Figure 5.1. Power Connection Diagram

silabs.com | Building a more connected world. Rev. 1.3 | 37

 EFM8LB1 Data Sheet
Typical Connection Diagrams

5.2 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if
the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connec-
ted to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin shar-
ing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections
can be omitted.

For more information on debug connections, see the example schematics and information available in AN124: Pin Sharing Techniques
for the C2 Interface. Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity
Studio.

VDD

EFM8LB1 Device 1k
External
System

C2CK
1k 1k
(if pin sharing)

(if pin sharing)

C2D
1k 1k

GND

Debug Adapter

Figure 5.2. Debug Connection Diagram

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed
Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon
Labs website (www.silabs.com/8bit-appnotes).

silabs.com | Building a more connected world. Rev. 1.3 | 38

 EFM8LB1 Data Sheet
Pin Definitions

6. Pin Definitions

6.1 EFM8LB1x-QFN32 Pin Definitions

P0.1

P0.2

P0.3

P0.4

P0.5

P0.6

P0.7

P1.0
32

31

30

29

28

27

26

25
P0.0 1 24 P1.1

VIO 2 23 P1.2

VDD 3 22 P1.3

RSTb / C2CK 4 21 P1.4

32 pin QFN
P3.7 / C2D 5 (Top View) 20 P1.5

P3.4 6 19 P1.6

P3.3 7 18 P1.7
GND
P3.2 8 17 P2.0
10

12

13

14

15

16
11
9
P3.1

P3.0

P2.6

P2.5

P2.4

P2.3

P2.2

P2.1

Figure 6.1. EFM8LB1x-QFN32 Pinout

silabs.com | Building a more connected world. Rev. 1.3 | 39

 EFM8LB1 Data Sheet
Pin Definitions

Table 6.1. Pin Definitions for EFM8LB1x-QFN32

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

1 P0.0 Multifunction I/O Yes P0MAT.0 VREF

INT0.0

INT1.0

CLU0A.8

CLU2A.8

CLU3B.8

2 VIO I/O Supply Power Input

3 VDD Supply Power Input

4 RSTb / Active-low Reset /

C2CK C2 Debug Clock

5 P3.7 / Multifunction I/O /

C2D C2 Debug Data

6 P3.4 Multifunction I/O

7 P3.3 Multifunction I/O DAC3

8 P3.2 Multifunction I/O DAC2

9 P3.1 Multifunction I/O DAC1

10 P3.0 Multifunction I/O DAC0

11 P2.6 Multifunction I/O ADC0.19

CMP1P.8

CMP1N.8

12 P2.5 Multifunction I/O CLU3OUT ADC0.18

CMP1P.7

CMP1N.7

13 P2.4 Multifunction I/O ADC0.17

CMP1P.6

CMP1N.6

14 P2.3 Multifunction I/O Yes P2MAT.3 ADC0.16

CLU1B.15 CMP1P.5

CLU2B.15 CMP1N.5

CLU3A.15

silabs.com | Building a more connected world. Rev. 1.3 | 40

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

15 P2.2 Multifunction I/O Yes P2MAT.2 ADC0.15

CLU2OUT CMP1P.4

CLU1A.15 CMP1N.4

CLU2B.14

CLU3A.14

16 P2.1 Multifunction I/O Yes P2MAT.1 ADC0.14

I2C0_SCL CMP1P.3

CLU1B.14 CMP1N.3

CLU2A.15

CLU3B.15

17 P2.0 Multifunction I/O Yes P2MAT.0 CMP1P.2

I2C0_SDA CMP1N.2

CLU1A.14

CLU2A.14

CLU3B.14

18 P1.7 Multifunction I/O Yes P1MAT.7 ADC0.13

CLU0B.15 CMP0P.9

CLU1B.13 CMP0N.9

CLU2A.13

19 P1.6 Multifunction I/O Yes P1MAT.6 ADC0.12

CLU0A.15

CLU1B.12

CLU2A.12

20 P1.5 Multifunction I/O Yes P1MAT.5 ADC0.11

CLU0B.14

CLU1A.13

CLU2B.13

21 P1.4 Multifunction I/O Yes P1MAT.4 ADC0.10

CLU0A.14

CLU1A.12

CLU2B.12

22 P1.3 Multifunction I/O Yes P1MAT.3 ADC0.9

CLU0B.13

CLU1B.11

CLU2B.11

CLU3A.13

silabs.com | Building a more connected world. Rev. 1.3 | 41

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

23 P1.2 Multifunction I/O Yes P1MAT.2 ADC0.8

CLU0A.13 CMP0P.8

CLU1A.11 CMP0N.8

CLU2B.10

CLU3A.12

24 P1.1 Multifunction I/O Yes P1MAT.1 ADC0.7

CLU0B.12 CMP0P.7

CLU1B.10 CMP0N.7

CLU2A.11

CLU3B.13

25 P1.0 Multifunction I/O Yes P1MAT.0 ADC0.6

CLU1OUT CMP0P.6

CLU0A.12 CMP0N.6

CLU1A.10 CMP1P.1

CLU2A.10 CMP1N.1

CLU3B.12

26 P0.7 Multifunction I/O Yes P0MAT.7 ADC0.5

INT0.7 CMP0P.5

INT1.7 CMP0N.5

CLU0B.11 CMP1P.0

CLU1B.9 CMP1N.0

CLU3A.11

27 P0.6 Multifunction I/O Yes P0MAT.6 ADC0.4

CNVSTR CMP0P.4

INT0.6 CMP0N.4

INT1.6

CLU0A.11

CLU1B.8

CLU3A.10

silabs.com | Building a more connected world. Rev. 1.3 | 42

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

28 P0.5 Multifunction I/O Yes P0MAT.5 ADC0.3

INT0.5 CMP0P.3

INT1.5 CMP0N.3

UART0_RX

CLU0B.10

CLU1A.9

CLU3B.11

29 P0.4 Multifunction I/O Yes P0MAT.4 ADC0.2

INT0.4 CMP0P.2

INT1.4 CMP0N.2

UART0_TX

CLU0A.10

CLU1A.8

CLU3B.10

30 P0.3 Multifunction I/O Yes P0MAT.3 EXTOSC

EXTCLK

INT0.3

INT1.3

CLU0B.9

CLU2B.9

CLU3A.9

31 P0.2 Multifunction I/O Yes P0MAT.2 ADC0.1

INT0.2 CMP0P.1

INT1.2 CMP0N.1

CLU0OUT

CLU0A.9

CLU2B.8

CLU3A.8

32 P0.1 Multifunction I/O Yes P0MAT.1 ADC0.0

INT0.1 CMP0P.0

INT1.1 CMP0N.0

CLU0B.8 AGND

CLU2A.9

CLU3B.9

Center GND Ground

silabs.com | Building a more connected world. Rev. 1.3 | 43

 EFM8LB1 Data Sheet
Pin Definitions

6.2 EFM8LB1x-QFP32 Pin Definitions

P0.1
P0.2
P0.3
P0.4
P0.5
P0.6
P0.7
P1.0
32

31

30

29

28

27

26

25
P0.0 1 24 P1.1
GND 2 23 P1.2
VIO 3 22 P1.3
VDD 4 21 P1.4
RSTb / C2CK 5
32 Pin QFP 20 P1.5
P3.7 / C2D 6 19 P1.6
P3.3 7 18 P1.7
P3.2 8 17 P2.0
10

12

13

14

15

16
11
9
P3.1
P3.0
P2.6
P2.5
P2.4
P2.3
P2.2
P2.1

Figure 6.2. EFM8LB1x-QFP32 Pinout

Table 6.2. Pin Definitions for EFM8LB1x-QFP32

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

1 P0.0 Multifunction I/O Yes P0MAT.0 VREF

INT0.0

INT1.0

CLU0A.8

CLU2A.8

CLU3B.8

2 GND Ground

3 VIO I/O Supply Power Input

4 VDD Supply Power Input

5 RSTb / Active-low Reset /

C2CK C2 Debug Clock

silabs.com | Building a more connected world. Rev. 1.3 | 44

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

6 P3.7 / Multifunction I/O /

C2D C2 Debug Data

7 P3.3 Multifunction I/O DAC3

8 P3.2 Multifunction I/O DAC2

9 P3.1 Multifunction I/O DAC1

10 P3.0 Multifunction I/O DAC0

11 P2.6 Multifunction I/O ADC0.19

CMP1P.8

CMP1N.8

12 P2.5 Multifunction I/O CLU3OUT ADC0.18

CMP1P.7

CMP1N.7

13 P2.4 Multifunction I/O ADC0.17

CMP1P.6

CMP1N.6

14 P2.3 Multifunction I/O Yes P2MAT.3 ADC0.16

CLU1B.15 CMP1P.5

CLU2B.15 CMP1N.5

CLU3A.15

15 P2.2 Multifunction I/O Yes P2MAT.2 ADC0.15

CLU2OUT CMP1P.4

CLU1A.15 CMP1N.4

CLU2B.14

CLU3A.14

16 P2.1 Multifunction I/O Yes P2MAT.1 ADC0.14

I2C0_SCL CMP1P.3

CLU1B.14 CMP1N.3

CLU2A.15

CLU3B.15

17 P2.0 Multifunction I/O Yes P2MAT.0 CMP1P.2

I2C0_SDA CMP1N.2

CLU1A.14

CLU2A.14

CLU3B.14

silabs.com | Building a more connected world. Rev. 1.3 | 45

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

18 P1.7 Multifunction I/O Yes P1MAT.7 ADC0.13

CLU0B.15 CMP0P.9

CLU1B.13 CMP0N.9

CLU2A.13

19 P1.6 Multifunction I/O Yes P1MAT.6 ADC0.12

CLU0A.15

CLU1B.12

CLU2A.12

20 P1.5 Multifunction I/O Yes P1MAT.5 ADC0.11

CLU0B.14

CLU1A.13

CLU2B.13

21 P1.4 Multifunction I/O Yes P1MAT.4 ADC0.10

CLU0A.14

CLU1A.12

CLU2B.12

22 P1.3 Multifunction I/O Yes P1MAT.3 ADC0.9

CLU0B.13

CLU1B.11

CLU2B.11

CLU3A.13

23 P1.2 Multifunction I/O Yes P1MAT.2 ADC0.8

CLU0A.13 CMP0P.8

CLU1A.11 CMP0N.8

CLU2B.10

CLU3A.12

24 P1.1 Multifunction I/O Yes P1MAT.1 ADC0.7

CLU0B.12 CMP0P.7

CLU1B.10 CMP0N.7

CLU2A.11

CLU3B.13

silabs.com | Building a more connected world. Rev. 1.3 | 46

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

25 P1.0 Multifunction I/O Yes P1MAT.0 ADC0.6

CLU1OUT CMP0P.6

CLU0A.12 CMP0N.6

CLU1A.10 CMP1P.1

CLU2A.10 CMP1N.1

CLU3B.12

26 P0.7 Multifunction I/O Yes P0MAT.7 ADC0.5

INT0.7 CMP0P.5

INT1.7 CMP0N.5

CLU0B.11 CMP1P.0

CLU1B.9 CMP1N.0

CLU3A.11

27 P0.6 Multifunction I/O Yes P0MAT.6 ADC0.4

CNVSTR CMP0P.4

INT0.6 CMP0N.4

INT1.6

CLU0A.11

CLU1B.8

CLU3A.10

28 P0.5 Multifunction I/O Yes P0MAT.5 ADC0.3

INT0.5 CMP0P.3

INT1.5 CMP0N.3

UART0_RX

CLU0B.10

CLU1A.9

CLU3B.11

29 P0.4 Multifunction I/O Yes P0MAT.4 ADC0.2

INT0.4 CMP0P.2

INT1.4 CMP0N.2

UART0_TX

CLU0A.10

CLU1A.8

CLU3B.10

silabs.com | Building a more connected world. Rev. 1.3 | 47

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

30 P0.3 Multifunction I/O Yes P0MAT.3 EXTOSC

EXTCLK

INT0.3

INT1.3

CLU0B.9

CLU2B.9

CLU3A.9

31 P0.2 Multifunction I/O Yes P0MAT.2 ADC0.1

INT0.2 CMP0P.1

INT1.2 CMP0N.1

CLU0OUT

CLU0A.9

CLU2B.8

CLU3A.8

32 P0.1 Multifunction I/O Yes P0MAT.1 ADC0.0

INT0.1 CMP0P.0

INT1.1 CMP0N.0

CLU0B.8 AGND

CLU2A.9

CLU3B.9

silabs.com | Building a more connected world. Rev. 1.3 | 48

 EFM8LB1 Data Sheet
Pin Definitions

6.3 EFM8LB1x-QFN24 Pin Definitions

P0.2

P0.3

P0.4

P0.5

P0.6
24

23

22

21

20
1 19
P0.1 P0.7

P0.0 2 18 P1.0

GND 3 17 P1.1

VDD / VIO 4
24 pin QFN 16 P1.2
(Top View)
RSTb / C2CK 5 15 GND

P3.0 / C2D 6 GND 14 P1.3

P2.3 P1.4
7 13
10

12
11
8

9
P2.2

P2.1

P2.0

P1.6

P1.5

Figure 6.3. EFM8LB1x-QFN24 Pinout

Table 6.3. Pin Definitions for EFM8LB1x-QFN24

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

1 P0.1 Multifunction I/O Yes P0MAT.1 ADC0.0

INT0.1 CMP0P.0

INT1.1 CMP0N.0

CLU0B.8 AGND

CLU2A.9

CLU3B.9

silabs.com | Building a more connected world. Rev. 1.3 | 49

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

2 P0.0 Multifunction I/O Yes P0MAT.0 VREF

INT0.0

INT1.0

CLU0A.8

CLU2A.8

CLU3B.8

3 GND Ground

4 VDD / VIO Supply Power Input

5 RSTb / Active-low Reset /

C2CK C2 Debug Clock

6 P3.0 / Multifunction I/O /

C2D C2 Debug Data

7 P2.3 Multifunction I/O Yes P2MAT.3 DAC3

CLU1B.15

CLU2B.15

CLU3A.15

8 P2.2 Multifunction I/O Yes P2MAT.2 DAC2

CLU1A.15

CLU2B.14

CLU3A.14

9 P2.1 Multifunction I/O Yes P2MAT.1 DAC1

CLU1B.14

CLU2A.15

CLU3B.15

10 P2.0 Multifunction I/O Yes P2MAT.0 DAC0

CLU1A.14

CLU2A.14

CLU3B.14

11 P1.6 Multifunction I/O Yes P1MAT.6 ADC0.11

CLU3OUT CMP1P.5

CLU0A.15 CMP1N.5

CLU1B.12

CLU2A.12

silabs.com | Building a more connected world. Rev. 1.3 | 50

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

12 P1.5 Multifunction I/O Yes P1MAT.5 ADC0.10

CLU2OUT CMP1P.4

CLU0B.14 CMP1N.4

CLU1A.13

CLU2B.13

13 P1.4 Multifunction I/O Yes P1MAT.4 ADC0.9

I2C0_SCL CMP1P.3

CLU0A.14 CMP1N.3

CLU1A.12

CLU2B.12

14 P1.3 Multifunction I/O Yes P1MAT.3 CMP1P.2

I2C0_SDA CMP1N.2

CLU0B.13

CLU1B.11

CLU2B.11

CLU3A.13

15 GND Ground

16 P1.2 Multifunction I/O Yes P1MAT.2 ADC0.8

CLU0A.13

CLU1A.11

CLU2B.10

CLU3A.12

17 P1.1 Multifunction I/O Yes P1MAT.1 ADC0.7

CLU0B.12

CLU1B.10

CLU2A.11

CLU3B.13

18 P1.0 Multifunction I/O Yes P1MAT.0 ADC0.6

CLU0A.12

CLU1A.10

CLU2A.10

CLU3B.12

silabs.com | Building a more connected world. Rev. 1.3 | 51

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

19 P0.7 Multifunction I/O Yes P0MAT.7 ADC0.5

INT0.7 CMP0P.5

INT1.7 CMP0N.5

CLU1OUT CMP1P.1

CLU0B.11 CMP1N.1

CLU1B.9

CLU3A.11

20 P0.6 Multifunction I/O Yes P0MAT.6 ADC0.4

CNVSTR CMP0P.4

INT0.6 CMP0N.4

INT1.6 CMP1P.0

CLU0A.11 CMP1N.0

CLU1B.8

CLU3A.10

21 P0.5 Multifunction I/O Yes P0MAT.5 ADC0.3

INT0.5 CMP0P.3

INT1.5 CMP0N.3

UART0_RX

CLU0B.10

CLU1A.9

CLU3B.11

22 P0.4 Multifunction I/O Yes P0MAT.4 ADC0.2

INT0.4 CMP0P.2

INT1.4 CMP0N.2

UART0_TX

CLU0A.10

CLU1A.8

CLU3B.10

23 P0.3 Multifunction I/O Yes P0MAT.3 EXTOSC

EXTCLK

INT0.3

INT1.3

CLU0B.9

CLU2B.9

CLU3A.9

silabs.com | Building a more connected world. Rev. 1.3 | 52

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

24 P0.2 Multifunction I/O Yes P0MAT.2 ADC0.1

INT0.2 CMP0P.1

INT1.2 CMP0N.1

CLU0OUT

CLU0A.9

CLU2B.8

CLU3A.8

Center GND Ground

silabs.com | Building a more connected world. Rev. 1.3 | 53

 EFM8LB1 Data Sheet
Pin Definitions

6.4 EFM8LB1x-QSOP24 Pin Definitions

P0.3 1 24 P0.4

P0.2 2 23 P0.5

P0.1 3 22 P0.6

P0.0 4 21 P0.7

GND 5 20 P1.0

VDD / VIO 6 24 pin QSOP 19 P1.1

(Top View)
RSTb / C2CK 7 18 P1.2

P3.0 / C2D 8 17 P1.3

P2.3 9 16 P1.4

P2.2 10 15 P1.5

P2.1 11 14 P1.6

P2.0 12 13 P1.7

Figure 6.4. EFM8LB1x-QSOP24 Pinout

Table 6.4. Pin Definitions for EFM8LB1x-QSOP24

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

1 P0.3 Multifunction I/O Yes P0MAT.3 EXTOSC

EXTCLK

INT0.3

INT1.3

CLU0B.9

CLU2B.9

CLU3A.9

silabs.com | Building a more connected world. Rev. 1.3 | 54

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

2 P0.2 Multifunction I/O Yes P0MAT.2 ADC0.1

INT0.2 CMP0P.1

INT1.2 CMP0N.1

CLU0OUT

CLU0A.9

CLU2B.8

CLU3A.8

3 P0.1 Multifunction I/O Yes P0MAT.1 ADC0.0

INT0.1 CMP0P.0

INT1.1 CMP0N.0

CLU0B.8 AGND

CLU2A.9

CLU3B.9

4 P0.0 Multifunction I/O Yes P0MAT.0 VREF

INT0.0

INT1.0

CLU0A.8

CLU2A.8

CLU3B.8

5 GND Ground

6 VDD / VIO Supply Power Input

7 RSTb / Active-low Reset /

C2CK C2 Debug Clock

8 P3.0 / Multifunction I/O /

C2D C2 Debug Data

9 P2.3 Multifunction I/O Yes P2MAT.3 DAC3

CLU1B.15

CLU2B.15

CLU3A.15

10 P2.2 Multifunction I/O Yes P2MAT.2 DAC2

CLU1A.15

CLU2B.14

CLU3A.14

silabs.com | Building a more connected world. Rev. 1.3 | 55

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

11 P2.1 Multifunction I/O Yes P2MAT.1 DAC1

CLU1B.14

CLU2A.15

CLU3B.15

12 P2.0 Multifunction I/O Yes P2MAT.0 DAC0

CLU1A.14

CLU2A.14

CLU3B.14

13 P1.7 Multifunction I/O Yes P1MAT.7 ADC0.12

CLU0B.15 CMP1P.6

CLU1B.13 CMP1N.6

CLU2A.13

14 P1.6 Multifunction I/O Yes P1MAT.6 ADC0.11

CLU3OUT CMP1P.5

CLU0A.15 CMP1N.5

CLU1B.12

CLU2A.12

15 P1.5 Multifunction I/O Yes P1MAT.5 ADC0.10

CLU2OUT CMP1P.4

CLU0B.14 CMP1N.4

CLU1A.13

CLU2B.13

16 P1.4 Multifunction I/O Yes P1MAT.4 ADC0.9

I2C0_SCL CMP1P.3

CLU0A.14 CMP1N.3

CLU1A.12

CLU2B.12

17 P1.3 Multifunction I/O Yes P1MAT.3 CMP1P.2

I2C0_SDA CMP1N.2

CLU0B.13

CLU1B.11

CLU2B.11

CLU3A.13

silabs.com | Building a more connected world. Rev. 1.3 | 56

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

18 P1.2 Multifunction I/O Yes P1MAT.2 ADC0.8

CLU0A.13

CLU1A.11

CLU2B.10

CLU3A.12

19 P1.1 Multifunction I/O Yes P1MAT.1 ADC0.7

CLU0B.12

CLU1B.10

CLU2A.11

CLU3B.13

20 P1.0 Multifunction I/O Yes P1MAT.0 ADC0.6

CLU0A.12

CLU1A.10

CLU2A.10

CLU3B.12

21 P0.7 Multifunction I/O Yes P0MAT.7 ADC0.5

INT0.7 CMP0P.5

INT1.7 CMP0N.5

CLU1OUT CMP1P.1

CLU0B.11 CMP1N.1

CLU1B.9

CLU3A.11

22 P0.6 Multifunction I/O Yes P0MAT.6 ADC0.4

CNVSTR CMP0P.4

INT0.6 CMP0N.4

INT1.6 CMP1P.0

CLU0A.11 CMP1N.0

CLU1B.8

CLU3A.10

silabs.com | Building a more connected world. Rev. 1.3 | 57

 EFM8LB1 Data Sheet
Pin Definitions

Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number

23 P0.5 Multifunction I/O Yes P0MAT.5 ADC0.3

INT0.5 CMP0P.3

INT1.5 CMP0N.3

UART0_RX

CLU0B.10

CLU1A.9

CLU3B.11

24 P0.4 Multifunction I/O Yes P0MAT.4 ADC0.2

INT0.4 CMP0P.2

INT1.4 CMP0N.2

UART0_TX

CLU0A.10

CLU1A.8

CLU3B.10

silabs.com | Building a more connected world. Rev. 1.3 | 58

 EFM8LB1 Data Sheet
QFN32 Package Specifications

7. QFN32 Package Specifications

7.1 Package Dimensions

Figure 7.1. Package Drawing

Table 7.1. Package Dimensions

Dimension Min Typ Max

A 0.45 0.50 0.55

A1 0.00 0.035 0.05

b 0.15 0.20 0.25

D 4.00 BSC.

D2 2.80 2.90 3.00

e 0.40 BSC.

E 4.00 BSC.

E2 2.80 2.90 3.00

L 0.20 0.30 0.40

aaa — — 0.10

bbb — — 0.10

ccc — — 0.08

ddd — — 0.10

eee — — 0.10

ggg — — 0.05

silabs.com | Building a more connected world. Rev. 1.3 | 59

 EFM8LB1 Data Sheet
QFN32 Package Specifications

Dimension Min Typ Max

Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC Solid State Outline MO-220.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

silabs.com | Building a more connected world. Rev. 1.3 | 60

 EFM8LB1 Data Sheet
QFN32 Package Specifications

7.2 PCB Land Pattern

Figure 7.2. PCB Land Pattern Drawing

Table 7.2. PCB Land Pattern Dimensions

Dimension Min Max

C1 — 4.10

C2 — 4.10

X1 — 0.2

X2 — 3.0

Y1 — 0.7

Y2 — 3.0

e — 0.4

silabs.com | Building a more connected world. Rev. 1.3 | 61

 EFM8LB1 Data Sheet
QFN32 Package Specifications

Dimension Min Max

Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.
4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabri-
cation Allowance of 0.05mm.
5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm
minimum, all the way around the pad.
6. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
7. The stencil thickness should be 0.125 mm (5 mils).
8. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
9. A 2 x 2 array of 1.10 mm square openings on a 1.30 mm pitch should be used for the center pad.
10. A No-Clean, Type-3 solder paste is recommended.
11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.3 Package Marking

EFM8
PPPPPPPP
YYWW
TTTTTT #
Figure 7.3. Package Marking

The package marking consists of:

• PPPPPPPP – The part number designation.
• TTTTTT – A trace or manufacturing code.
• YY – The last 2 digits of the assembly year.
• WW – The 2-digit workweek when the device was assembled.
• # – The device revision (A, B, etc.).

silabs.com | Building a more connected world. Rev. 1.3 | 62

 EFM8LB1 Data Sheet
QFP32 Package Specifications

8. QFP32 Package Specifications

8.1 Package Dimensions

Figure 8.1. Package Drawing

Table 8.1. Package Dimensions

Dimension Min Typ Max

A — — 1.20

A1 0.05 — 0.15

A2 0.95 1.00 1.05

b 0.30 0.37 0.45

c 0.09 — 0.20

D 9.00 BSC

D1 7.00 BSC

e 0.80 BSC

E 9.00 BSC

silabs.com | Building a more connected world. Rev. 1.3 | 63

 EFM8LB1 Data Sheet
QFP32 Package Specifications

Dimension Min Typ Max

E1 7.00 BSC

L 0.50 0.60 0.70

aaa 0.20

bbb 0.20

ccc 0.10

ddd 0.20

theta 0° 3.5° 7°

Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MS-026.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

silabs.com | Building a more connected world. Rev. 1.3 | 64

 EFM8LB1 Data Sheet
QFP32 Package Specifications

8.2 PCB Land Pattern

Figure 8.2. PCB Land Pattern Drawing

Table 8.2. PCB Land Pattern Dimensions

Dimension Min Max

C1 8.40 8.50

C2 8.40 8.50

E 0.80 BSC

X1 0.55

Y1 1.5

Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm
minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

silabs.com | Building a more connected world. Rev. 1.3 | 65

 EFM8LB1 Data Sheet
QFP32 Package Specifications

8.3 Package Marking

EFM8
PPPPPPPPPPP
YYWWTTTTTT#
e3

Figure 8.3. Package Marking

The package marking consists of:

• PPPPPPPP – The part number designation.
• TTTTTT – A trace or manufacturing code.
• YY – The last 2 digits of the assembly year.
• WW – The 2-digit workweek when the device was assembled.
• # – The device revision (A, B, etc.).

silabs.com | Building a more connected world. Rev. 1.3 | 66

 EFM8LB1 Data Sheet
QFN24 Package Specifications

9. QFN24 Package Specifications

9.1 Package Dimensions

Figure 9.1. Package Drawing

silabs.com | Building a more connected world. Rev. 1.3 | 67

 EFM8LB1 Data Sheet
QFN24 Package Specifications

Table 9.1. Package Dimensions

Dimension Min Typ Max

A 0.8 0.85 0.9

A1 0.00 — 0.05

A2 — 0.65 —

A3 0.203 REF

b 0.15 0.2 0.25

b1 0.25 0.3 0.35

D 3.00 BSC

E 3.00 BSC

e 0.40 BSC

e1 0.45 BSC

J 1.60 1.70 1.80

K 1.60 1.70 1.80

L 0.35 0.40 0.45

L1 0.25 0.30 0.35

aaa — 0.10 —

bbb — 0.10 —

ccc — 0.08 —

ddd — 0.1 —

eee — 0.1 —

Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC Solid State Outline MO-248 but includes custom features which are toleranced per supplier
designation.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

silabs.com | Building a more connected world. Rev. 1.3 | 68

 EFM8LB1 Data Sheet
QFN24 Package Specifications

9.2 PCB Land Pattern

c
X1

Y3
Y1

e
f Y2 C2

X2
C1

Figure 9.2. PCB Land Pattern Drawing

Table 9.2. PCB Land Pattern Dimensions

Dimension Min Max

C1 3.00

C2 3.00

e 0.4 REF

X1 0.20

X2 1.80

Y1 0.80

Y2 1.80

Y3 0.4

f 2.50 REF

silabs.com | Building a more connected world. Rev. 1.3 | 69

 EFM8LB1 Data Sheet
QFN24 Package Specifications

Dimension Min Max

c 0.25 0.35

Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-SM-782 guidelines.
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm
minimum, all the way around the pad.
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
8. A 2 x 1 array of 0.7 mm x 1.6 mm openings on a 0.9 mm pitch should be used for the center pad.
9. A No-Clean, Type-3 solder paste is recommended.
10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.3 Package Marking

PPPP
PPPPPP
TTTTTT
YYWW #
Figure 9.3. Package Marking

The package marking consists of:

• PPPPPPPP – The part number designation.
• TTTTTT – A trace or manufacturing code.
• YY – The last 2 digits of the assembly year.
• WW – The 2-digit workweek when the device was assembled.
• # – The device revision (A, B, etc.).

silabs.com | Building a more connected world. Rev. 1.3 | 70

 EFM8LB1 Data Sheet
QSOP24 Package Specifications

10. QSOP24 Package Specifications

10.1 Package Dimensions

Figure 10.1. Package Drawing

Table 10.1. Package Dimensions

Dimension Min Typ Max

A — — 1.75

A1 0.10 — 0.25

b 0.20 — 0.30

c 0.10 — 0.25

D 8.65 BSC

E 6.00 BSC

E1 3.90 BSC

e 0.635 BSC

L 0.40 — 1.27

silabs.com | Building a more connected world. Rev. 1.3 | 71

 EFM8LB1 Data Sheet
QSOP24 Package Specifications

Dimension Min Typ Max

theta 0º — 8º

aaa 0.20

bbb 0.18

ccc 0.10

ddd 0.10

Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MO-137, variation AE.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

silabs.com | Building a more connected world. Rev. 1.3 | 72

 EFM8LB1 Data Sheet
QSOP24 Package Specifications

10.2 PCB Land Pattern

Figure 10.2. PCB Land Pattern Drawing

Table 10.2. PCB Land Pattern Dimensions

Dimension Min Max

C 5.20 5.30

E 0.635 BSC

X 0.30 0.40

Y 1.50 1.60

Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This land pattern design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm
minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

silabs.com | Building a more connected world. Rev. 1.3 | 73

 EFM8LB1 Data Sheet
QSOP24 Package Specifications

10.3 Package Marking

EFM8
PPPPPPPP #
TTTTTTYYWW

Figure 10.3. Package Marking

The package marking consists of:

• PPPPPPPP – The part number designation.
• TTTTTT – A trace or manufacturing code.
• YY – The last 2 digits of the assembly year.
• WW – The 2-digit workweek when the device was assembled.
• # – The device revision (A, B, etc.).

silabs.com | Building a more connected world. Rev. 1.3 | 74

 EFM8LB1 Data Sheet
Revision History

11. Revision History

Revision 1.3

December 2018

• Updated ordering part numbers to revision C.

• Updated 1. Feature List, Figure 3.1 Detailed EFM8LB1 Block Diagram on page 8, and 3.4 Clocking to removed external crystal oscil-
lator as clock source.
• Updated 4.1.8 External Oscillator for RC oscillator specifications.
• Updated 3.10 Bootloader recommendations for production programming.
• Added more information about documentation to the 3.1 Introduction section.
• Removed all references to XTAL and renamed it to EXTOSC.

Revision 1.2

January 2018

• Added S1 devices. Updated 2. Ordering Information and 3.10 Bootloader with the new S1 device information.
• Updated 3.1 Introduction to mention all device documentation.
• Updated 4.1.1 Recommended Operating Conditions to remove the "GPIO levels are undefined whenever VIO is less than 1 V" note,
added a new minimum for VIO, and added a note referencing 4.1.16 Port I/O.
• Added a note to Table 4.2 Power Consumption on page 19 providing more information about the Comparator Reference specifica-
tion.
• Renamed Thermal Resistance to Thermal Resistance (Junction to Ambient) and added Thermal Resistance (Junction to Case) to
4.2 Thermal Conditions.
• Updated the revision history format.

Revision 1.1

March 2017

• Removed the note that AEC-Q100 qualification is pending from 1. Feature List and 2. Ordering Information.
• Added 4.1.12 1.8 V Internal LDO Voltage Regulator.
• Added a note to 4.1.9 ADC specifying the production test VREF and ground setup.
• Added Output Voltage and Output Current specifications to 4.1.13 DACs.
• Fixed the Symbol and Test Condition values for Output Noise in 4.1.13 DACs.
• Updated the minimum VIO displayed in Figure 5.1 Power Connection Diagram on page 37 to match the specification in 4.1.1 Rec-
ommended Operating Conditions.
• Added a note to 3.1 Introduction referencing the Reference Manual.
• Corrected the application note number for AN124: Pin Sharing Techniques for the C2 Interface in 5.2 Debug.
• Adjusted the Data Hold and Data Setup Times in 4.1.17 SMBus and added a note referring to the DLYEXT bit.

Revision 1.01

October 2016

• Updated QFN24 center pad stencil description.

Revision 1.0

September 2016

• Updated part numbers to revision B.

• Updated many specifications with full characterization data.
• Added a note regarding which DACs are available to Table 2.1 Product Selection Guide on page 3.
• Added specifications for 4.1.17 SMBus.
• Added bootloader pinout information to 3.10 Bootloader.
• Added CRC Calculation Time to 4.1.4 Flash Memory.

silabs.com | Building a more connected world. Rev. 1.3 | 75

 EFM8LB1 Data Sheet
Revision History

Revision 0.5

February 2016

• Updated Figure 5.2 Debug Connection Diagram on page 38 to move the pull-up resistor on C2D / RSTb to after the series resistor
instead of before.
• Added S0 devices and information about the SMBus bootloader in 3.10 Bootloader.
• Added a reference to AN945: EFM8 Factory Bootloader User Guide in 3.10 Bootloader.
• Added mention of the pre-programmed bootloaders in 1. Feature List.
• Updated all part numbers to revision B.
• Added the C oscillator, which is now available on revision B.
• Adjusted C1, C2, X2, Y2, and Y1 maximums for 7.2 PCB Land Pattern.
• Adjusted package markings for QFN32 and QSOP24 packages.
• Filled in TBD minimum and maximum values for DAC Differential Nonlinearity in Table 4.13 DACs on page 29.

Revision 0.4

• Updated specification tables based on current device characterization status and production test limits.
• Added bootloader section.
• Added typical connection diagrams.
• Corrected CLU connections in pin function tables.

Revision 0.3

• Added information on the bootloader to 3.10 Bootloader.

• Updated some characterization TBD values.

Revision 0.1

• Initial release.

silabs.com | Building a more connected world. Rev. 1.3 | 76

 Simplicity Studio
One-click access to MCU and
wireless tools, documentation,
software, source code libraries &
more. Available for Windows,
Mac and Linux!

IoT Portfolio SW/HW Quality Support and Community

www.silabs.com/IoT www.silabs.com/simplicity www.silabs.com/quality community.silabs.com

Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes
without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included
information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted
hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of
Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal
injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass
destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®,
EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or
registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM
Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

Silicon Laboratories Inc.

400 West Cesar Chavez
Austin, TX 78701
USA

http://www.silabs.com