Osiris Datasheet
Osiris Datasheet
Data Sheet
P M C / P C I H i g h - p e r f o r m a nce,
D u a l - c h a n n e l R a d a r I n t e r face
Features Overview
Dual-channel, dual-trigger radar interface card Osiris is a high-performance,
dual-channel radar interface board
PMC or half-length PCI form factor that accepts and processes analog and
Supports two Analog inputs (four on Osiris-B), and up to digital radar signals and provides a PCI interface to
eight digital input bits with flexible video mixing options applications. Osiris comes from a long history of radar
interface products at Curtiss-Wright, with interfaces to
Gain and offset control as a function of range support many legacy and modern radar types. With an
Flexible LUT-based digital filtering including low- and on-board FPGA and high-speed PCI interface, Osiris offers
high-pass high performance with two independent channels on a half-
length PCI or PMC mezzanine format.
BIT generator with multiple test patterns
Dual-azimuth input (supports ACP/ARP, RADDS, serial Operation
and parallel formats)
Osiris receives all radar video, triggers and azimuth data
Flexible input configuration options (single-ended/ from a front-panel connector. It can generate two streams
differential, termination)
of radar video onto the PCI bus. Each of the two streams
Correlation in azimuth and range can process data from a combination of the analog and
digital inputs, using one of two sets of trigger and turning
Sampling rate up to 50 MHz on each channel data. This allows the card to process a pair of radar videos
Fully programmable sampling for radar ranges from 0 to derived from a single set of azimuth turning data and
500 NM with up to 16 k samples per return triggers, or else to process two separate videos derived
from two independent radars with their own trigger and
64-bit, 66 MHz PCI interface (32-bit on PCI version) turning data.
Board-support library with Linux and Windows drivers
Supported by RVP for radar tracking, plot extraction and Capture of the video data into fixed-length returns is
radar video distribution applications initiated by the radar’s trigger (sync) signal. Data capture
starts at a programmable delay from the active edge of the
trigger, with video data processed in range and azimuth
to combine multiple samples and returns. In range, the
card samples video at up to 50 MHz, reducing the data
down to a defined number of samples per return to match
Learn More
Web / sales.cwcembedded.com
Email / sales@cwcembedded.com
cwcembedded.com
the bandwidth of the incoming video. In azimuth, the card Packets of video data are defined with a header and
can be programmed to either output every return, or else to data block and are transferred to the PCI bus with DMA
combine returns to output a set number per scan, typically transfers. Osiris is available with a board-support library for
1024, 2048 or 4096. In this mode returns are correlated, integration into custom applications, or else can be supplied
typically using a highest-wins combiner, to get the correct with Curtiss-Wright’s own Radar Video Processor (RVP)
number of output azimuths. as part of a radar acquisition, processing, distribution or
tracking application. The diagram below shows the Osiris
PCI card used in a typical radar acquisition and display
system.
RVP Server
CH1 CH2
Osiris PCI
(SPCI-C616) Osiris
Control
Ethernet
Compressed MPF
Radar Plot
Video Messages
RVP MPF
Control Track
Messages Messages
DVI Software
Graphics card Proxy
DVI Server
PCI Bus
(Graphics)
PARIS API
Advantage Xi
DVI (SPCI-C732) Client App
(Graphics + Radar)
MPF /
RVP Client
Client Console
Non-CWCEC Product
Display:
Radar Video + Graphics Overlay
FPGA
Local bus
Digital Inputs
2x Sync
2x ACP
2x ARP
2x CLK
Control Local bus
8x Digital Configuration
Registers
Device
Local bus
Local bus
Digital Thresholds LUTS
DAC
CPLD
(FPGA
Configuration
update)
Configuration
Device JTAG PORT
Adjustable
Analog 1 10-bit 10- bit Low/high Non-linear
MUX pass LUT Gain and
2-1 10-8-bit Offset
Sub Sample
WRT
Range Returns
Returns Offload
Mixer Buffer Control
10- bit Gain and Dual Port
MUX Adjustable Non-linear 2x LUTs Azimuth
Offset Azimuth SRAM
Analog 2 10-bit 2-1 Low/high LUT Sub Sample 4 Kbyte Correlation
WRT Time Stamp
pass 10-8-bit + 2x (2K + 17
Range
Other Kbytes)
304 Kbits RACE?
/8 Digital
input
Digital x8 Differential Digital LUT
/8 + /8 MUX and Delayed /8 Sub Sample
Clock 8-8-bit
Digital x16 Single Delay
Sync
2x Clocks
Software Software
Control Control
Test Channel
Combiner A
X
Analog 1 Filtering,
Selector
Gain 8-bits X, Stream A
1
Adjustment MAX(X, Y)
MIN(X, Y) 8-bits
8-bits Average(X,Y)
Y
LUT(X,D0..D3)
8-bits
D0..D3
Digital Inputs
8-bits
8-bits
D4..D7
Combiner B
8-bits Y, Stream B
X MAX(X, Y)
8-bits MIN(X, Y) 8-bits
Analog 2
Average(X,Y)
Filtering,
Selector Gain LUT(Y,D4..D7)
8-bits
2 Adjustment
Test Channel
Y
Software Software
Control Control
Although the LUT for Stream A takes in X and D0..D3, the output depends
only on the digital bits