0% found this document useful (0 votes)
14 views2 pages

Department of Electronics & Communication Engineering: Academic Year: 2023 - 2024 Assignment - 9

Uploaded by

23ecuos117
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
14 views2 pages

Department of Electronics & Communication Engineering: Academic Year: 2023 - 2024 Assignment - 9

Uploaded by

23ecuos117
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 2

Department of Electronics & Communication Engineering

(Faculty of Technology, Dharmsinh Desai University, Nadiad)

Academic Year : 2023 - 2024

ASSIGNMENT – 9

Subject : (IC302) Digital Electronics


Class : B. Tech. Sem.III (EC/IC)

Due Date :

Q.1 Select the most appropriate option.

(1) The output of a NOR gate is


a) high if all of its inputs are high
b) low if all of its inputs are low
c) high if all of its inputs are low
d) high if only one of its inputs is low
(2) Johnson counter having 3 flip flops will have _______ unused states.
a) 0 b) 1 c) 2 d) 3
(3) A bulb in a staircase has two switches, one switch being at the ground floor and the
other one at the first floor. The bulb can be turned ON and also can be turned OFF by
any one of the switches irrespective of the state of the other switch. The logic of
switching of the bulb resembles
a) an AND gate b) an OR gate c) an XOR gate d) a NAND gate
(4) The functionality implemented by the circuit below is

a) 2-to-1 multiplexer b) 4-to-1 multiplexer


c) 7-to-1 multiplexer d) 6-to-1 multiplexer
A 32 x 1 multiplexer can be designed using
a) Two 16 x 1 MUX and one 2input OR gate
b) Two 16 x 1 MUX and one 2input AND gate
c) Two 16 x 1 MUX and two 2input OR gate
d) Two 16 x 1 MUX only.

Q.2 Answer in Brief.

(1) What is state minimization technique?


(2) Design a combinational circuit that converts binary number to its corresponding
BCD number.
(3) Find the complement of (a) A’ B + C D’ (b) AB +CD = 0
(4) Design a 4 x 16 Decoders using 3 x 8 Decoders.
Differentiate Counter Reset using Synchronous and Asynchronous approach.
Implement BCD to excess-3 code converter circuit using decoder.

Q.3 Do as Directed.

(1) What is arbiter circuit? Explain in detail.


(2) (i) Why Ring Counters are considered as counters? Also, draw the timing diagram of
3-bit Ring Counter.
(ii) Design a 4- bit asynchronous positive edge-triggered up counter using T Flip
Flops, which counts from 0 to 9.
(3) Implement the function f(w1, w2, w3, w4) = w1’w2’w4’w5’ + w1w2 + w1w3 +
w1w4 + w3w4w5 by using a 4-to-1 multiplexer and as few other gates as possible.
Assume that only the uncomplemented inputs w1, w2, w3, and w4 are available
(4) Implement the function f(w1, w2, w3) = ∑m(0, 1, 3, 4, 6, 7) by using a 3-to-8 binary
decoder and an OR gate

Faculty Name: Prof. Vasim A. Vohra (vasim.vohra.ec@ddu.ac.in)

You might also like