BOOK-2, NEW Last
BOOK-2, NEW Last
INTRODUCTION
1
high and the input power factor is poor. Due to problems associated with low
power factor and harmonics, utilities will enforce harmonic standards and
guidelines which will limit the amount of current distortion allowed into the utility
and thus the simple diode rectifiers may not in use. So, there is a need to achieve
rectification at close to unity power factor and low input current distortion.
Initially, power factor correction schemes have been implemented mainly for
heavy industrial loads like induction motors, induction heating furnaces etc., which
forms a major part of lagging power factor load. However, the trend is changing as
electronic equipments are increasingly being used in everyday life nowadays.
Hence, PFC is becoming an important aspect even for low power application
electronic equipments.
The CF-IBDCs mentioned above have low input current ripple and the high
voltage spike is reduced by using the clamp circuit, which however increases the
power losses and circuit complexity. In addition, these converters and their
control schemes cannot ensure all switches achieve ZVS over the full operating
range. However, all switches in the boost half-bridge CF-IBDC proposed in can
realize ZVS over the full operating range by the PWM plus phase shift control,
and the high voltage spike across the LV side switches is inexistent without
additional snubber circuits.
2
CHAPTER 2
LITERATURE SURVEY
YEAR: 2020
DESCRIPTION:
Fast dc chargers are the key enablers for the massive rollout of electric vehicles
due to the reduced charging time. On the other hand, the rapid growth in battery
technology with different voltages and charging requirements has imposed
additional hurdles on the charger design to meet the efficiency requirements.
Multiphase interleaved converters with conventional phase-shedding control
improve the efficiency for a wide range of operations. However, they tend to
operate certain phases, resulting in uneven thermal stress among the converter
phases. This article proposes a rotating phase-shedding control to distribute the
switching activities among all phases, enhancing the system’s reliability while
retaining the efficiency improvement. The proposed technique selects the proper
number of active phases based on the required charging profile and periodically
swaps them with other phases to even out the stress. The thermal profile is
extracted to assess the thermal damage of the power switches. The performance of
the proposed approach is evaluated and compared with the conventional phase
shedding. The simulation and experimentally validated results confirm that the
proposed technique achieves a better even distribution of the thermal damage
between the phases compared with the conventional one. This will ultimately
extend the lifetime of the system.
3
TITLE: Isolated 3-Level DC–DC Converter With Complete ZVS Using
Magnetizing Inductors
YEAR:2018
DESCRIPTION:
4
TITLE: A HIGH POWER DENSITY WIDE RANGE DC – DC
CONVERTER FOR UNIVERSAL ELECTRIC VECHICLE CHARGING
AURHOR:SATYAKI MUKHERJEE
YEAR:2011
DESCRIPTION:
5
CHAPTER 3
EXISTING SYSTEM
6
modules. Finally, the circuit operation and design are verified with a 60 kWLCC
resonant converter test setup.
Firing circuit
Controller DC supply
7
Fig 3.1 Block diagram
The proposed converter on the primary side of the power transformer T, the
proposed converter has an FB circuit with one blocking diode DB and one clamp
capacitor Cc. On the secondary side, there is a voltage doublers rectifier. The
operation of the proposed converter can be classified into two cases. One is a PSFB
series-resonant converter mode and the other is an active-clamp step-up converter
mode.
To analyze the steady-state operation of the proposed converter, several
assumptions are made:
1) all switches S1 , S2 , S3 , and S4 are considered as ideal switches except for
their body diodes and output capacitors;
8
2) the clamp capacitor Cc and output capacitor C o are large enough, so the clamp
capacitor voltage Vc and output voltage Vo have no ripple voltage, respectively;
3) The transformer T is composed of an ideal transformer with the primary
winding turns Np, the secondary winding turns Ns , the magnetizing inductance
Lm, and the leakage inductance Llk ;
4) The capacitance of the resonant capacitors Cr1 and Cr2 is identical. Thus, Cr1 =
Cr2.
9
CHAPTER 4
PROPOSED SYSTEM
The proposed converter is simple circuit structure using with half bridge
series resonant converter.
The half bridge converter act as a series resonant converter by applying soft
switching and output voltage is accurate.
Firing circuit
Then bridge rectifier is rectified for the voltage and finally filter out the
unwanted noise, and then given to the output dc voltage in the R load.
10
Fig 4.3 Circuit Diagram of proposed system
The operation of the converter input dc voltage applied to the half bridge
converter is convert the dc signal into ac signal then series filter is filter out the
unwanted noise in the circuit.
Then the isolating transformer is used to isolate the primary and secondary
side of the transformer; applies the signal is bridge rectifier, rectification of the
voltage and rectified supplies is sent to the filter.
Then output filter is filtered for the noises in the converter, finally the dc
signal is sent for the output. They have given to the dc voltage in R load.
Advantages
4.4 CONTROLLER
11
Controllers are to perform a controlled operation and to obtain the desired
output. Mainly controllers have 3 modes they are P-Proportional, I-Integral, D-
derivative. One mode combines with another mode to create various controllers.
There are 3 main controllers used for controlling, they are
P Controller
PI Controller
PID Controller
4.4.1 P Controller
Stable systems do not have problems when large gain is used. Such systems are
system switch one energy storage (1st order capacitive systems).
12
4.4.2 PI Controller
b) Large disturbances and noise are present during operation of the process
CHAPTER 5
HARDWARE REQUIREMENTS
13
5.1 POWER SUPPLY SECTION OF MICROCONTROLLER
5.1.2 Diodes
14
100µF: for bypassing the high frequency disturbances
The voltage regulators play an important role in any power supply unit. The
primary purpose of a regulator is to aid the rectifier and filter circuit in providing a
constant DC voltage to the device. Power supplies without regulators have an
inherent problem of changing DC voltage values due to variation in the load or due
to fluctuations in the AC linear voltage. With a regulator connected to the DC
output, the voltage can be maintained within a close tolerant region of the desired
output.
The 78xx series consists of three terminal positive voltage regulators with
seven voltage options. These ICs are designed as fixed voltage regulators and
with adequate heat sinking can relieve output currents in excess of 1 A.
We used 7812, 7815 & 7805 IC voltage regulators, they give output voltages
of +12v, +15 V and +5v respectively.
15
These ICs are monolithic silicon chip and it is a fixed voltage regulator type,
which gives low cost, high reliability, reduction in size and excellent performance.
In this regulator, a capacitor is usually connected between the input terminal and
ground to cancel the inductive effects due to long distribution leads. The output
capacitor improves the transient response. Thus the filtered DC voltage is regulated
using 7805, 7812 and7912.
5.1.5 Resistor
The switching pulses required for inverter operation are generated using
PIC16F877A Microcontroller, thus reducing the overall system cost and
complexity. The Microcontroller generates a PWM pulse at Particular frequency
and switching pulses for the MOSFET switches.
16
The crystal oscillator is used to generate the required clock for the
Microcontroller. Here we used Quartz Crustal oscillator. The maximum clock
frequency of quartz crystal that can be connected to Pic16f877a microcontroller is
20MHz. The internal clock frequency of microcontroller is same as crystal
frequency or externally supplied clock frequency. The Reset switch is used to reset
the microcontroller in order to bring the controller to a known state, for proper
reset the RST pin should be held low for at least 2 machine cycles.
5.2.1.1 General Features of “PIC”
17
Power saving SLEEP mode
Peripherals
Peripheral Features
33 I/O pins; 5 I/O ports
18
Timer0: 8-bit timer/counter with 8-bit prescaler
Timer1: 16-bit timer/counter with prescaler
Can be incremented during Sleep via external crystal/clock
Timer2: 8-bit timer/counter with 8-bit period register, prescaler and
postscaler
Two Capture, Compare, PWM modules
16-bit Capture input; max resolution 12.5 ns
16-bit Compare; max resolution 200 ns
10-bit PWM
Synchronous Serial Port with two modes:
SPI Master
I2C Master and Slave
USART/SCI with 9-bit address detection
Parallel Slave Port (PSP)
8 bits wide with external RD, WR and CS controls
Brown-out detection circuitry for Brown-Out Reset
10-bit, 8-channel A/D Converter
Analog Comparator module
2 analog comparators
Programmable on-chip voltage reference module
Programmable input multiplexing from device inputs and
internal VREF
Comparator outputs are externally accessible
Architectural Overview
PIC 16F877A Architecture has the program and data accessed from separate
memories. So the device has a program memory bus and a data memory bus
separating program and data memory further allows instruction to be sized
different than the 8 bit wide data word.
PIC 16F877A op codes are 14bit wide enabling a single word instruction. A
two stage pipeline overlaps fetch and execution of instruction consequently all
instruction in single cycle except program branches and conditions test.
ALU
Register
20
It is an eight bit register. It is extensively used to store a Arithmetic Logic
units outputs most of the time, the result of arithmetic and logic operation in stored
in this register.
Program Counter
Program is a sequence of instruction set. In Micro controller instruction is
execute sequentially program counter stores the address of the next instruction to
be fetched.
Stack
Stack pointer is 8 level deep x 13bit wide hardware stack. Stack pointer is
used to hold the address of the most recent stack entry.
I/0 Ports
In PIC microcontroller 5 port is used. All ports can be used as input/output
function. Some special function also handles in this port like A/D converter,
parallel slave port, Interrupt control functions.
Status Register
The status register can be destination for any instruction as with any other
register. Depending on the instruction executed, the ALU may affect the value of
the carry ©, digit carry and zero (z) in the status register. The C and DC bits
operated as borrow and digit borrow out bit respectively in subtraction.
General Purpose Register File
The register file can be accessed either directly or indirectly through the File
Select Register (FSR).
21
The Special Function Registers are registers used by the CPU and peripheral
modules for controlling the desired operation of the device. These registers are
implemented as static RAM. The Special Function Registers can be classified into
two sets: core (CPU) and peripheral.
I/O Ports
PORT A and the TRIS A Register
PORTA is a 6-bit wide, bi-directional port. The corresponding data direction
register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA
pin an input. Clearing a TRISA bit (= 0) will make the corresponding PORTA pin
an output. Pin RA4 is multiplexed with the Timer0 module clock input to become
the RA4/T0CKI pin.
PORT B and the TRIS B Register
PORTB is an 8-bit wide, bi-directional port. The corresponding data
direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding
PORTB pin an input. Clearing a TRISB bit (= 0) will make the corresponding
PORTB pin an output Three pins of PORTB are multiplexed with the Low Voltage
Programming function: RB3/PGM, RB6/PGC and RB7/PGD. Each of the PORTB
pins has a weak internal pull-up. A single control bit can turn on all the pull-ups.
This is performed by clearing bit (OPTION_REG<7>). The weak pull-up is
automatically turned off when the port pin is configured as an output. The pull-ups
are disabled on a Power-on Reset.
22
PORTC is an 8-bit wide, bi-directional port. The corresponding data
direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding
PORTC pin an input. Clearing a TRISC bit (= 0) will make the corresponding
PORTC pin an output PORTC is multiplexed with several peripheral functions.
PORT D and TRIS D Registers
PORTD and TRISD are not implemented on the PIC16F873 or PIC16F876.
PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is
individually configurable as an input or output. PORTD can be configured as an 8-
bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE
(TRISE< 4 >).
PORT E and TRIS E Registers
PORTE has three pins (RE0/RD/AN5, RE1/WR/AN6, and RE2/CS/AN7)
which are individually configurable as inputs or outputs. These pins have Schmitt
Trigger input buffers. PORTE pins are multiplexed with analog inputs. When
selected for analog input, these pins will read as ’0’s. TRISE controls the direction
of the RE pins, even when they are being used as analog inputs. The user must
make sure to keep the pins configured as inputs when using them as analog inputs.
23
The A/D converter has a unique feature of being able to operate while the
device is in SLEEP mode. To operate in SLEEP, the A/D clock must be derived
from the A/D’s internal RC oscillator.
The A/D module has four registers. These registers are:
• A/D Result High Register (ADRESH)
• A/D Result Low Register (ADRESL)
• A/D Control Register0 (ADCON0)
• A/D Control Register1 (ADCON1)
Memory Organisation
There are three memory blocks in PIC16F877A. The Program memory and
Data Memory block have separate buses so that concurrent access can occur. The
EEPROM data memory block is also used.
24
Timer Modules
8 bit timer/counter
Timer1 Module
As a counter.
As a timer.
Timer2 Module
Timer2 is an 8-bit timer with a pre scalar and a post scalar. It can be used as
the PWM time base for the PWM mode of the CCP module. The timer2 register is
25
readable and writeable, and is cleared on any device RESET. Timer2 increments
from 00h until it match PR2 and then resets to 00h on the next increment cycle.
PR2 is a readable and writable register. The PR2 register is initialized to FF h upon
RESET.
5.3 INDUCTOR
An inductor is a passive two-terminal electrical component that stores
energy in its magnetic field. For comparison, capacitor stores energy in an electric
field and a resistor does not store energy but rather dissipates energy as heat.
When the current flowing through an inductor changes, creating a time-
varying magnetic field inside the coil, a voltage is induced, according to Faraday's
law of electromagnetic induction, which by Lenz's law opposes the change in
current that created it. Inductors are one of the basic components used in
electronics where current and voltage change with time, due to the ability of
inductors to delay and reshape alternating currents.
G ate
S S o u rce
26
5.4.2 MOSFET with Snubber Circuit
capacitance Cs in parallel with the MOSFET. The capacitor C s in parallel with the
RS CS
S
D S
G
Load
27
5.5 FIRING CIRCUIT
5.5.1 6N137
The 6N137, HCPL2601, HCPL2611 single-channel opt couplers consist of a
850 nm AlGaAS LED, optically coupled to a very high speed integrated photo-
detector logic gate with a strobable output. This output features an open collector,
thereby permitting wired OR outputs.
Pin Diagram
28
general purpose amplifier and switching applications at collector currents of 10μA
to 100 mA
5.6 DIODE RECTIFIER
29
C compilers for embedded systems must provide ways to examine and
utilize various features of the microcontroller's internal and external
architecture; this includes:
Interrupt Service Routines
Reading from and writing to internal and external memories
Bit manipulation
Implementation of timers / counters
Examination of internal registers
D1
D3
Ls C0
Din Lp
Rload
T1
D2
D4
Cin
Vin
S1
Lr
30
5.8 Firing circuit
31
CODE
#include<pic.h>
#include<htc.h>
#define _XTAL_FREQ 20000000
#define TMR2PRESCALE 4
long freq;
define PWM1 RB6;
define PWM2 RB5;
define PWM3 RB4;
define PWM4 RB3;
int PWM_Max_Duty()
{
return(_XTAL_FREQ/(freq*TMR2PRESCALE);
}
PWM1_Init(long fre)
{
PR2 = (_XTAL_FREQ/(freq*4*TMR2PRESCALE)) - 1;
freq = fre;
}
PWM2_Init(long fre)
{
PR2 = (_XTAL_FREQ/(freq*4*TMR2PRESCALE)) - 1;
freq = fre;
}
PWM3_Init(long fre)
{
PR2 = (_XTAL_FREQ/(freq*4*TMR2PRESCALE)) - 1;
freq = fre;
}
PWM4_Init(long fre)
{
PR2 = (_XTAL_FREQ/(freq*4*TMR2PRESCALE)) - 1;
freq = fre;
}
PWM1_Duty(unsigned int duty)
{
if(duty<1024)
{
duty = ((float)duty/1023)*PWM_Max_Duty();
32
CCP1X = duty & 2;
CCP1Y = duty & 1;
CCPR1L = duty>>2;
}
}
PWM2_Duty(unsigned int duty)
{
if(duty<1024)
{
duty = ((float)duty/1023)*PWM_Max_Duty();
CCP2X = duty & 2;
CCP2Y = duty & 1;
CCPR2L = duty>>2;
}
}
PWM3_Duty(unsigned int duty)
{
if(duty<1024)
{
duty = ((float)duty/1023)*PWM_Max_Duty();
CCP3X = duty & 2;
CCP3Y = duty & 1;
CCPR3L = duty>>2;
}
}
PWM4_Duty(unsigned int duty)
{
if(duty<1024)
{
duty = ((float)duty/1023)*PWM_Max_Duty();
CCP4X = duty & 2;
CCP4Y = duty & 1;
CCPR4L = duty>>2;
}
}
PWM1_Start()
{
CCP1M3 = 1;
CCP1M2 = 1;
33
#if TMR2PRESCALE == 1
T2CKPS0 = 0;
T2CKPS1 = 0;
#elif TMR2PRESCALE == 4
T2CKPS0 = 1;
T2CKPS1 = 0;
#elif TMR2PRESCALE == 16
T2CKPS0 = 1;
T2CKPS1 = 1;
#endif
TMR2ON = 1;
TRISC2 = 0;
}
PWM1_Stop()
{
CCP1M3 = 0;
CCP1M2 = 0;
}
PWM2_Start()
{
CCP2M3 = 1;
CCP2M2 = 1;
#if TMR2PRESCALE == 1
T2CKPS0 = 0;
T2CKPS1 = 0;
#elif TMR2PRESCALE == 4
T2CKPS0 = 1;
T2CKPS1 = 0;
#elif TMR2PRESCALE == 16
T2CKPS0 = 1;
T2CKPS1 = 1;
#endif
TMR2ON = 1;
TRISC1 = 0;
}
PWM2_Stop()
{
CCP2M3 = 0;
CCP2M2 = 0;
}
34
PWM3_Start()
{
CCP3M3 = 1;
CCP3M2 = 1;
#if TMR2PRESCALE == 1
T2CKPS0 = 0;
T2CKPS1 = 0;
#elif TMR2PRESCALE == 4
T2CKPS0 = 1;
T2CKPS1 = 0;
#elif TMR2PRESCALE == 16
T2CKPS0 = 1;
T2CKPS1 = 1;
#endif
TMR2ON = 1;
TRISC2 = 0;
}
PWM3_Stop()
{
CCP3M3 = 0;
CCP3M2 = 0;
}
PWM4_Start()
{
CCP4M3 = 1;
CCP4M2 = 1;
#if TMR2PRESCALE == 1
T2CKPS0 = 0;
T2CKPS1 = 0;
#elif TMR2PRESCALE == 4
T2CKPS0 = 1;
T2CKPS1 = 0;
#elif TMR2PRESCALE == 16
T2CKPS0 = 1;
T2CKPS1 = 1;
#endif
TMR2ON = 1;
TRISC2 = 0;
}
void main()
35
{
unsigned int i=0,j=0;k=0;
PWM1_Init(5000);
PWM2_Init(5000);
PWM3_Int(5000);
PWM4_Int(5000);
TRISD = 0xFF;
TRISB = 0;
PWM1_Start();
PWM2_Start();
PWM3_Start();
PWM4_Start();
do
{
if(RD0 == 0 && i<1000)
i=i+10;
if(RD1 == 0 && i>0)
i=i-10;
if(RD2 == 0 && j<1000)
j=j+10;
if(RD3 == 0 && j>0)
j=j-10;
if(RD4 == 0 && k<1000)
k=k+10;
if(RD5 == 0 && k>0)
k=k-10;
if(RD6 == 0 && k<1000)
l=l+10;
if(RD7 == 0 && k>0)
l=l-10;
PWM1_Duty(i);
PWM2_Duty(j);
PWM3_Duty(k);
PWM3_Duty(l);
__delay_ms(50);
}while(1);
}
36
CHAPTER 6
CONCLUSION
37
REFERENCE
1.J. A. Sabat´e, V. Vlatkovic, R. B. Ridley, F. C. Lee, and B. H. Cho, “Design
considerations for high-voltage high-power full-bridge zero-voltageswitching
PWM converter,” in Proc. Appl. Power Electron. Conf., 1990, pp. 275–284.
2. I. O. Lee and G. W. Moon, “Phase-shifted PWM converter with a wide ZVS
range and reduced circulating current,” IEEE Trans. Power Electron., vol. 28, no.
2, pp. 908–919, Feb. 2013.
3. Y. S. Shin, S. S. Hong, D. J. Kim, D. S. Oh, and S. K. Han, “A new changeable
full bridge dc/dc converter for wide input voltage range,” in Proc. 8th Int. Conf.
Power Electron. ECCE Asia, May 2011, pp. 2328–2335.
4. P. K. Jain, W., Kang, H. Soin, and Y. Xi, “Analysis and design considerations of
a load and line independent zero voltage switching full bridge dc/dc converter
topology,” IEEE Trans. Power Electron., vol. 17, no. 5, pp. 649–657, Sep. 2002.
5. I. O. Lee and G. W. Moon, “Soft-switching DC/DC converter with a full ZVS
range and reduced output filter for high-voltage application,” IEEE Trans. Power
Electron., vol. 28, no. 1, pp. 112–122, Jan. 2013.
6. G. N. B. Yadav and N. L. Narasamma, “An active soft switched phaseshifted
full-bridge dc-dc converter:Analysis, modeling, design, and implementation,”
IEEE Trans. Power Electron., vol. 29, no. 9, pp. 4538–4550, Sep. 2014.
7. Y. Jang, M. M. Jovanovi´c, and Y.-M. Chang, “A new ZVS-PWM full-bridge
converter,” IEEE Trans. Power Electron., vol. 18, no. 5, pp. 1122–1129, Sep.
2003.
38