FDV301N
FDV301N
www.onsemi.com
FDV301N, FDV301N-F169
General Description
This N−Channel logic level enhancement mode field effect
transistor is produced using onsemi’s proprietary, high cell density, G S
DMOS technology. This very high density process is especially
tailored to minimize on−state resistance. This device has been
designed especially for low voltage applications as a replacement for
digital transistors. Since bias resistors are not required, this one
N−channel FET can replace several different digital transistors, with
different bias resistor values. SOT−23
CASE 318−08
Features
• 25 V, 0.22 A Continuous, 0.5 A Peak MARKING DIAGRAM
♦ RDS(on) = 5 W @ VGS = 2.7 V
♦ RDS(on) = 4 W @ VGS = 4.5 V
• Very Low Level Gate Drive Requirements Allowing Direct &E&Y
301&E&G
Operation in 3 V Circuits. VGS(th) < 1.06 V
• Gate−Source Zener for ESD Ruggedness. > 6 kV Human Body
Model
• Replace Multiple NPN Digital Transistors with One DMOS FET &E = Designates Space
&Y = Binary Calendar Year
• This Device is Pb−Free and Halide Free Coding Scheme
301 = Specific Device Code
Vcc &G = Date Code
D
ORDERING INFORMATION
OUT
Device Package Shipping†
FDV301N, SOT−23−3 3000 /
IN G S FDV301N−F169 (Pb−Free, Tape & Reel
Halide−Free)
GND
VGS(th) Gate Threshold Voltage VDS = VGS, ID = 250 mA 0.70 0.85 1.06 V
RDS(on) Static Drain−Source On−Resistance VGS = 2.7 V, ID = 0.2 A − 3.8 5 W
VGS = 2.7 V, ID = 0.2 A, TJ = 125°C − 6.3 9
VGS = 4.5 V, ID = 0.4 A − 3.1 4
ID(on) On−State Drain Current VGS = 2.7 V, VDS = 5 V 0.2 − − A
gFS Forward Transconductance VDS = 5 V, ID = 0.4 A − 0.2 − S
www.onsemi.com
2
FDV301N, FDV301N−F169
TYPICAL CHARACTERISTICS
0.5 1.4
VGS = 4.5 V 3.5 V VGS = 2.0 V
RDS(on), Normalized Drain−Source
4.0 V 3.0 V
ID, Drain−Source Current (A)
0.4
1.2 2.5 V
2.7 V
On−Resistance
2.7 V
0.3 3.0 V
2.5 V
1
3.5 V
0.2
2.0 V
0.8
0.1 4.0 V
1.5 V 4.5 V
0 0.6
0 0.5 1 1.5 2 2.5 3 0 0.1 0.2 0.3 0.4 0.5
VDS, Drain−Source Voltage (V) ID, Drain Current (A)
www.onsemi.com
3
FDV301N, FDV301N−F169
1.8 15
ID = 0.2 A ID = 0.2 A
RDS(on), Normalized Drain−Source
9
1.2
6
1.0
3
0.8
0.6 0
−50 −25 0 25 50 75 100 125 150 2 2.5 3 3.5 4
TJ, Junction Temperature (5C) VGS, Gate to Source Voltage (V)
25°C 0.1
0.15 TJ = 125°C
ID, Drain Current (A)
125°C
25°C
0.01
0.10
−55°C
0.05 0.001
0 0.0001
0.5 1 1.5 2 2.5 0.2 0.4 0.6 0.8 1 1.2
VGS, Gate to Source Voltage (V) VSD, Body Diode Forward Voltage (V)
4
10 V Ciss
Capacitance (pF)
15 V 10
3 Coss
5
2
3
1 2 f = 1 MHz
VGS = 0 V Crss
0 1
0 0.1 0.2 0.3 0.4 0.5 0.6 0.1 0.5 1 2 5 10 25
Qg, Gate Charge (nC) VDS, Drain to Source Voltage (V)
www.onsemi.com
4
FDV301N, FDV301N−F169
1 5
Single Pulse
1 ms
0.5 RqJA = 357°C/W
RDS(on) Limit 4
1s TA = 25°C
100 ms
ID, Drain Current (A)
10 s
0.2
Power (W)
DC 3
0.1
2
0.05
VGS = 2.7 V
Single Pulse 1
0.02 RqJA = 357°C/W
TA = 25°C
0.01 0
0.5 1 2 5 10 15 25 35 0.001 0.01 0.1 1 10 100 300
VDS, Drain−Source Voltage (V) Single Pulse Time (s)
Figure 10. Maximum Safe Operating Area Figure 11. Single Pulse Maximum Power Dissipation
1
D = 0.5
0.5
r(t), Normalized Effective Transient
0.2
0.2
0.1 RqJA (t) = r(t) * RqJA
Thermal Resistance
0.001
0.0001 0.001 0.01 0.1 1 10 100 300
t1, Time (s)
www.onsemi.com
5
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
SOT−23 (TO−236)
CASE 318−08
ISSUE AS
DATE 30 JAN 2018
SCALE 4:1
D NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH.
0.25 MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF
3 THE BASE MATERIAL.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
E HE T PROTRUSIONS, OR GATE BURRS.
1 2
MILLIMETERS INCHES
DIM MIN NOM MAX MIN NOM MAX
L A 0.89 1.00 1.11 0.035 0.039 0.044
3X b A1 0.01 0.06 0.10 0.000 0.002 0.004
L1 b 0.37 0.44 0.50 0.015 0.017 0.020
e VIEW C c 0.08 0.14 0.20 0.003 0.006 0.008
TOP VIEW D 2.80 2.90 3.04 0.110 0.114 0.120
E 1.20 1.30 1.40 0.047 0.051 0.055
e 1.78 1.90 2.04 0.070 0.075 0.080
L 0.30 0.43 0.55 0.012 0.017 0.022
L1 0.35 0.54 0.69 0.014 0.021 0.027
A HE 2.10 2.40 2.64 0.083 0.094 0.104
T 0° −−− 10 ° 0° −−− 10°
A1 SIDE VIEW SEE VIEW C c
GENERIC
END VIEW
MARKING DIAGRAM*
RECOMMENDED
SOLDERING FOOTPRINT XXXMG
G
1
3X
2.90 0.90 XXX = Specific Device Code
M = Date Code
G = Pb−Free Package
STYLE 9: STYLE 10: STYLE 11: STYLE 12: STYLE 13: STYLE 14:
PIN 1. ANODE PIN 1. DRAIN PIN 1. ANODE PIN 1. CATHODE PIN 1. SOURCE PIN 1. CATHODE
2. ANODE 2. SOURCE 2. CATHODE 2. CATHODE 2. DRAIN 2. GATE
3. CATHODE 3. GATE 3. CATHODE−ANODE 3. ANODE 3. GATE 3. ANODE
STYLE 15: STYLE 16: STYLE 17: STYLE 18: STYLE 19: STYLE 20:
PIN 1. GATE PIN 1. ANODE PIN 1. NO CONNECTION PIN 1. NO CONNECTION PIN 1. CATHODE PIN 1. CATHODE
2. CATHODE 2. CATHODE 2. ANODE 2. CATHODE 2. ANODE 2. ANODE
3. ANODE 3. CATHODE 3. CATHODE 3. ANODE 3. CATHODE−ANODE 3. GATE
STYLE 21: STYLE 22: STYLE 23: STYLE 24: STYLE 25: STYLE 26:
PIN 1. GATE PIN 1. RETURN PIN 1. ANODE PIN 1. GATE PIN 1. ANODE PIN 1. CATHODE
2. SOURCE 2. OUTPUT 2. ANODE 2. DRAIN 2. CATHODE 2. ANODE
3. DRAIN 3. INPUT 3. CATHODE 3. SOURCE 3. GATE 3. NO CONNECTION
Electronic versions are uncontrolled except when accessed directly from the Document Repository.
DOCUMENT NUMBER: 98ASB42226B Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the
rights of others.