LM317M

500 mA Adjustable Output,

Positive Voltage Regulator
The LM317M is an adjustable three−terminal positive voltage
regulator capable of supplying in excess of 500 mA over an output
voltage range of 1.2 V to 37 V. This voltage regulator is exceptionally
easy to use and requires only two external resistors to set the output http://onsemi.com
voltage. Further, it employs internal current limiting, thermal
shutdown and safe area compensation, making it essentially blow−out Heatsink surface
proof. connected to Pin 2
The LM317M serves a wide variety of applications including local,
on−card regulation. This device also makes an especially simple
adjustable switching regulator, a programmable output regulator, or by
connecting a fixed resistor between the adjustment and output, the
TO−220AB
LM317M can be used as a precision current regulator.
T SUFFIX
CASE 221A
Features
•
1
Output Current in Excess of 500 mA 2
3
• Output Adjustable between 1.2 V and 37 V
• Internal Thermal Overload Protection
• Internal Short Circuit Current Limiting SOT−223
ST SUFFIX
• Output Transistor Safe−Area Compensation CASE 318E
1
2
3
• Floating Operation for High Voltage Applications
• Eliminates Stocking Many Fixed Voltages
• Pb−Free Packages are Available 4
DPAK
DT SUFFIX
1 2
CASE 369C 3

Vin Vout Heatsink Surface (shown as terminal 4 in

Vin LM317M Vout
case outline drawing) is connected to Pin 2.
R1
240
IAdj Adjust
* **
Cin +C PIN ASSIGNMENT
O
0.1F 1.0F 1 Adjust
2 Vout
R2
3 Vin

ORDERING INFORMATION
* = Cin is required if regulator is located an appreciable distance from power supply filter. See detailed ordering and shipping information in the package
** = CO is not needed for stability, however, it does improve transient response. dimensions section on page 12 of this data sheet.

 R

Vout  1.25


V

1
2
IAdj

R2
R1 DEVICE MARKING INFORMATION
See general marking information in the device marking
Since IAdj is controlled to less than 100 A, the error associated with this section on page 13 of this data sheet.
term is negligible in most applications.

Figure 1. Simplified Application

 Semiconductor Components Industries, LLC, 2004 1 Publication Order Number:

August, 2004 − Rev. 12 LM317M/D
 LM317M

MAXIMUM RATINGS (TA = 25°C, unless otherwise noted.)

Rating Symbol Value Unit
Input−Output Voltage Differential VI−VO 40 Vdc
Power Dissipation (Package Limitation) (Note 1)
Plastic Package, T Suffix, Case 221A
TA = 25°C PD Internally Limited
Thermal Resistance, Junction−to−Air JA 70 °C/W
Thermal Resistance, Junction−to−Case JC 5.0 °C/W
Plastic Package, DT Suffix, Case 369C
TA = 25°C PD Internally Limited
Thermal Resistance, Junction−to−Air JA 92 °C/W
Thermal Resistance, Junction−to−Case JC 5.0 °C/W
Plastic Package, ST Suffix, Case 318E
TA = 25°C PD Internally Limited
Thermal Resistance, Junction−to−Air JA 245 °C/W
Thermal Resistance, Junction−to−Case JC 15 °C/W
Operating Junction Temperature Range TJ −40 to +125 °C
Storage Temperature Range Tstg −65 to +150 °C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
1. Figure 25 provides thermal resistance versus pc board pad size.

http://onsemi.com
2
 LM317M

ELECTRICAL CHARACTERISTICS (VI − VO = 5.0 V; IO = 0.1 A, TJ = Tlow to Thigh (Note 2), unless otherwise noted.)
LM317M / LM317MB

Characteristics Figure Symbol Min Typ Max Unit

Line Regulation (Note 3) (TA = 25°C, 3.0 V ≤ VI − VO ≤ 40 V) 3 Regline − 0.01 0.04 %/V
Load Regulation (Note 3) 4 Regload
TA = 25°C, 10 mA ≤ IO ≤ 0.5 A
VO ≤ 5.0 V − 5.0 25 mV
VO ≥ 5.0 V − 0.1 0.5 % VO

Adjustment Pin Current 5 IAdj − 50 100 A

Adjustment Pin Current Change 3, 4
IAdj − 0.2 5.0 A
2.5 V ≤ VI − VO ≤ 40 V, 10 mA ≤ IL ≤ 0.5 A, PD ≤ Pmax
Reference Voltage 5 Vref 1.200 1.250 1.300 V
3.0 V ≤ VI − VO ≤ 40 V, 10 mA ≤ IL ≤ 0.5 A, PD ≤ Pmax
Line Regulation (Note 3) 3 Regline − 0.02 0.07 %/V
3.0 V ≤ VI−VO ≤ 40 V
Load Regulation (Note 3) 4 Regload
10 mA ≤ IO ≤ 0.5 A
VO ≤ 5.0 V − 20 70 mV
VO ≥ 5.0 V − 0.3 1.5 % VO

Temperature Stability (Tlow ≤ TJ ≤ Thigh) 5 TS − 0.7 − % VO

Minimum Load Current to Maintain Regulation (VI − VO = 40 V) 5 ILmin − 3.5 10 mA
Maximum Output Current 5 Imax A
VI − VO ≤ 15 V, PD ≤ Pmax 0.5 0.9 −
VI − VO = 40 V, PD ≤ Pmax, TA = 25°C 0.15 0.25 −

RMS Noise, % of VO (TA = 25°C, 10 Hz ≤ f ≤ 10 kHz) − N − 0.003 − % VO

Ripple Rejection, VO = 10 V, f = 120 Hz (Note 4) 6 RR dB
Without CAdj − 65 −
CAdj = 10 F 66 80 −

Long−Term Stability, TJ = Thigh (Note 5) 5 S − 0.3 1.0 %/1.0

TA= 25°C for End−point Measurements kHrs.

2. Tlow to Thigh = 0° to +125°C for LM317M Tlow to Thigh = −
40° to +125°C for LM317MB.
3. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account
separately. Pulse testing with low duty cycle is used.
4. CAdj, when used, is connected between the adjustment pin and ground.
5. Since Long−Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average
stability from lot−to−lot.

http://onsemi.com
3
 LM317M

ELECTRICAL CHARACTERISTICS (VI − VO = 5.0 V; IO = 0.1 A, TJ = Tlow to Thigh (Note 6), unless otherwise noted.)
LM317MA / LM317MAB

Characteristics Figure Symbol Min Typ Max Unit

Line Regulation (Note 7) (TA = 25°C, 3.0 V ≤ VI − VO ≤ 40 V) 3 Regline − 0.01 0.04 %/V
Load Regulation (Note 7) 4 Regload
TA = 25°C, 10 mA ≤ IO ≤ 0.5 A
VO ≤ 5.0 V − 5.0 25 mV
VO ≥ 5.0 V − 0.1 0.5 % VO

Adjustment Pin Current 5 IAdj − 50 100 A

Adjustment Pin Current Change 3, 4
IAdj − 0.2 5.0 A
2.5 V ≤ VI − VO ≤ 40 V, 10 mA ≤ IL ≤ 0.5 A, PD ≤ Pmax
Reference Voltage 5 Vref 1.225 1.250 1.275 V
3.0 V ≤ VI − VO ≤ 40 V, 10 mA ≤ IL ≤ 0.5 A, PD ≤ Pmax
Line Regulation (Note 7) 3 Regline − 0.02 0.07 %/V
3.0 V ≤ VI−VO ≤ 40 V
Load Regulation (Note 7) 4 Regload
10 mA ≤ IO ≤ 0.5 A
VO ≤ 5.0 V − 20 70 mV
VO ≥ 5.0 V − 0.3 1.5 % VO

Temperature Stability (Tlow ≤ TJ ≤ Thigh) 5 TS − 0.7 − % VO

Minimum Load Current to Maintain Regulation (VI − VO = 40 V) 5 ILmin − 3.5 10 mA
Maximum Output Current 5 Imax A
VI − VO ≤ 15 V, PD ≤ Pmax 0.5 0.9 −
VI − VO = 40 V, PD ≤ Pmax, TA = 25°C 0.15 0.25 −

RMS Noise, % of VO (TA = 25°C, 10 Hz ≤ f ≤ 10 kHz) − N − − − % VO

Ripple Rejection, VO = 10 V, f = 120 Hz (Note 8) 6 RR dB
Without CAdj − 65 −
CAdj = 10 F 66 80 −

Long−Term Stability, TJ = Thigh (Note 9) 5 S − 0.3 1.0 %/1.0

TA= 25°C for End−point Measurements kHrs.

6. Tlow to Thigh = 0° to +125°C for LM317MA Tlow to Thigh = −
40° to +125°C for LM317MAB.
7. Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account
separately. Pulse testing with low duty cycle is used.
8. CAdj, when used, is connected between the adjustment pin and ground.
9. Since Long−Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average
stability from lot−to−lot.

http://onsemi.com
4
 LM317M

Vin

300 300 300 3.0k 300 70 6.8V

6.8V

350
18k

8.67k 500
130

400
5.1k
200k

180 180 2.0k 6.0k 10 60 1.25

6.3V pF 10
pF
Vout

2.4k
12.8k 50
Adjust

Figure 2. Representative Schematic Diagram

http://onsemi.com
5
 LM317M

VCC
VOH − VOL
Line Regulation (%/V) = x 100
* VOL
VIH VOH
VIL Vin Vout VOL
LM317M

Adjust R1 240 RL
1%
+
Cin 0.1F IAdj CO 1.0F

*Pulse Testing Required: R2

1% Duty Cycle is suggested. 1%

Figure 3. Line Regulation and
IAdj/Line Test Circuit

Load Regulation (mV) = VO (min Load) −VO (max Load)

VO (min Load) − VO (max Load)
Load Regulation (% VO) = X 100
VO (min Load) VO (min Load)
VO (max Load)
Vin Vin Vout
LM317M IL

RL
(max Load)
Adjust 240 RL
R1 1% *
(min Load)
+
Cin 0.1F IAdj CO 1.0F

R2
1%

*Pulse Testing Required:

1% Duty Cycle is suggested.

Figure 4. Load Regulation and
IAdj/Load Test Circuit

http://onsemi.com
6
 LM317M

Vin Vout
LM317M IL

Adjust
240
VI R1 1% Vref RL
IAdj +
Cin 0.1F CO 1F VO

ISET

R2
1%

To Calculate R2:
*Pulse Testing Required: Vout = ISET R2 + 1.250 V
1% Duty Cycle is suggested. Assume ISET = 5.25 mA

Figure 5. Standard Test Circuit

24V
Vin Vout Vout = 10 V
14V LM317M
f = 120 Hz

D1 *
Adjust R1 240 RL
1% 1N4002
+
Cin 0.1F CO 1.0F VO

** +
1.65K CAdj 10F
R2 1%

*D1 Discharges CAdj if Output is Shorted to Ground.

**CAdj provides an AC ground to the adjust pin.

Figure 6. Ripple Rejection Test Circuit

http://onsemi.com
7
 LM317M

90
∆ V out , OUTPUT VOLTAGE CHANGE (%)
0.4 Vin = 45 V

RR, RIPPLE REJECTION (dB)

Vout = 5.0 V
0.2 80
IL = 5.0 mA to 40 mA Without CAdj = 10 F
0

−0.2 70
Vin = 10 V
−0.4 Vout = 5.0 V
−0.6 IL = 5.0 mA to 100 mA 60 IL = 100 mA Without CAdj
f = 120 Hz
−0.8 Vout = 10 V
Vin = 14 V to 24 V
−1.0 50
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C) TJ, JUNCTION TEMPERATURE (°C)

Figure 7. Load Regulation Figure 8. Ripple Rejection

1.0 2.5

V in −Vout , INPUT−OUTPUT VOLTAGE

0.80 IL = 500 mA
Iout , OUTPUT CURRENT (A)

DIFFERENTIAL (V) 2.0

0.60 IL = 100 mA
1.5
TJ = 25°C
0.40

1.0
0.20 TJ = 125°C

0 0.5
0 10 20 30 40 50 −50 −25 0 25 50 75 100 125 150
Vin−Vout, INPUT−OUTPUT VOLTAGE DIFFERENTIAL (V) TJ, JUNCTION TEMPERATURE (°C)

Figure 9. Current Limit Figure 10. Dropout Voltage

5.0 100
4.5 90
IB , QUIESCENT CURRENT (mA)

RR, RIPPLE REJECTION (dB)

4.0 IL = 40 mA
80
Vin = 5.0 V ± 1.0 VPP
3.5 70 Vout = 1.25 V
3.0 TJ = 25°C 60
2.5 50
2.0 TJ = 125°C 40
1.5 30
1.0 20
0.5 10

0 10 20 30 40 10 100 1.0 k 10 k 100 k 1.0 M

Vin−Vout, INPUT−OUTPUT VOLTAGE DIFFERENTIAL (Vdc) f, FREQUENCY (Hz)

Figure 11. Minimum Operating Current Figure 12. Ripple Rejection versus Frequency

http://onsemi.com
8
 LM317M

1.260 80

IAdj, ADJUSTMENT PIN CURRENT ( µA)

70 Vin = 6.25 V
Vref, REFERENCE VOLTAGE (V)
Vout = Vref
1.250 65  IL = 10 mA
IL = 100 mA
60

1.240 55

50

1.230 Vin = 4.2 V 45

Vout = Vref
IL = 5.0 mA 40

1.220 35
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C) TJ, JUNCTION TEMPERATURE (°C)

Figure 13. Temperature Stability Figure 14. Adjustment Pin Current

∆ Vout , OUTPUT VOLTAGE CHANGE (%)

0.4 Vin = 4.25 V to 41.25 V

Vout = Vref Bandwidth 100 Hz to 10 kHz
0.2 IL = 5.0 mA NOISE VOLTAGE ( µV) 10
0

−0.2 8.0

−0.4

−0.6 6.0

−0.8

−1.0 4.0
−50 −25 0 25 50 75 100 125 150 −50 −25 0 25 50 75 100 125 150
TJ, JUNCTION TEMPERATURE (°C) TJ, JUNCTION TEMPERATURE (°C)

Figure 15. Line Regulation Figure 16. Output Noise

∆ Vout , OUTPUT VOLTAGE

∆ Vout , OUTPUT VOLTAGE

3.0
DEVIATION (V)

1.5 2.0
DEVIATION (V)

1.0 1.0 CL = 1.0 F; CAdj = 10 F

0.5 CL = 1.0 F 0
0 −1.0 Vin = 15 V
Vout = 10 V
−0.5 −2.0 INL = 50 mA
Vout = 10 V CL = 0.3 F; CAdj = 10 F
−1.0 −3.0 TJ = 25°C
∆ Vin , INPUT VOLTAGE

IL = 50 mA
−1.5 1.5
CURRENT (A)

TJ = 25°C CL = 0
CHANGE (V)

I L , LOAD

1.0 1.0
Vin IL
0.5 0.5
0 0
0 10 20 30 40 0 10 20 30 40
t, TIME (s) t, TIME (s)

Figure 17. Line Transient Response Figure 18. Load Transient Response

http://onsemi.com
9
 LM317M

APPLICATIONS INFORMATION

Basic Circuit Operation External Capacitors

The LM317M is a three−terminal floating regulator. In A 0.1 F disc or 1.0 F tantalum input bypass capacitor
operation, the LM317M develops and maintains a nominal (Cin) is recommended to reduce the sensitivity to input line
1.25 V reference (Vref) between its output and adjustment impedance.
terminals. This reference voltage is converted to a The adjustment terminal may be bypassed to ground to
programming current (IPROG) by R1 (see Figure 19), and this improve ripple rejection. This capacitor (CAdj) prevents
constant current flows through R2 to ground. The regulated ripple from being amplified as the output voltage is
output voltage is given by: increased. A 10 F capacitor should improve ripple
rejection about 15 dB at 120 Hz in a 10 V application.
R

Vout  Vref 1
2
IAdj R2
R1
 Although the LM317M is stable with no output
capacitance, like any feedback circuit, certain values of
external capacitance can cause excessive ringing. An output
Since the current from the terminal (IAdj) represents an capacitance (CO) in the form of a 1.0 F tantalum or 25 F
error term in the equation, the LM317M was designed to aluminum electrolytic capacitor on the output swamps this
control IAdj to less than 100 A and keep it constant. To do effect and insures stability.
this, all quiescent operating current is returned to the output
terminal. This imposes the requirement for a minimum load Protection Diodes
current. If the load current is less than this minimum, the When external capacitors are used with any IC regulator
output voltage will rise. it is sometimes necessary to add protection diodes to prevent
Since the LM317M is a floating regulator, it is only the the capacitors from discharging through low current points
voltage differential across the circuit which is important to into the regulator.
performance, and operation at high voltages with respect to Figure 20 shows the LM317M with the recommended
ground is possible. protection diodes for output voltages in excess of 25 V or
high capacitance values (CO > 25 F, CAdj > 5.0 F). Diode
D1 prevents CO from discharging thru the IC during an input
Vin Vout
LM317M short circuit. Diode D2 protects against capacitor CAdj
+ discharging through the IC during an output short circuit.
R1 The combination of diodes D1 and D2 prevents CAdj from
Vref discharging through the IC during an input short circuit.
Adjust IPROG
Vout
D1
IAdj
R2
1N4002
Vref = 1.25 V Typical Vin Vout
LM317M Vout
+
Figure 19. Basic Circuit Configuration Cin R1 CO
D2
Adjust
Load Regulation 1N4002
The LM317M is capable of providing extremely good R2 CAdj
load regulation, but a few precautions are needed to obtain
maximum performance. For best performance, the
programming resistor (R1) should be connected as close to
the regulator as possible to minimize line drops which
effectively appear in series with the reference, thereby Figure 20. Voltage Regulator with
Protection Diodes
degrading regulation. The ground end of R2 can be returned
near the load ground to provide remote ground sensing and
improve load regulation.

http://onsemi.com
10
 LM317M

+25V Vout R1 VO IO
LM317M
Vin 1.25k
D1

Adjust D1 1N4002
R2 1N914 Vin Vout
500 D2
Vin LM317M Vout
* To provide current limiting of IO
1N914 +
to the system ground, the source of
the current limiting diode must be tied to 120 1.0F
 a negative voltage below −7.25 V.
Adjust
1N5314 MPS2222
Vref
R2 ≥ TTL
IDSS 720
1.0k Control
Vref VSS*
R1 =
IOmax + IDSS
Minimum Vout = 1.25 V
VO < POV + 1.25 V + VSS
ILmin − IP < IO < 500 mA − IP
As shown O < IO < 495 mA D1 protects the device during an input short circuit.

Figure 21. Adjustable Current Limiter Figure 22. 5 V Electronic Shutdown Regulator

Iout
Vout R1 R2
Vin LM317M
Vin LM317M Vout
Vout
240 1N4001

Adjust IAdj
Adjust 50k

R2 MPS2907 + Vref 1.25 V

10F Ioutmax = + IAdj  R + R
R1 + R2 1 2

5.0 mA < Iout < 100 mA

Figure 23. Slow Turn−On Regulator Figure 24. Current Regulator

100 2.4 280 2.50

R θ JA, THERMAL RESISTANCE, JUNCTION−TO−AIR (° C/W)

PD(max) for TA = 50°C PD(max) for TA = 50°C

Free Air Free Air
90 Mounted 2.0 240 Mounted 1.25

ÎÎÎ ÎÎÎÎ
Vertically Vertically
2.0 oz. Copper 2.0 oz. Copper
1.6 0.83

ÎÎÎ ÎÎÎÎ
80 L 200 L
Minimum Minimum

ÎÎÎ ÎÎÎÎ
70 Size Pad L 1.2 160 Size Pad 0.63
L

60

50
ÎÎÎ 0.8

0.4
120

80
ÎÎÎÎ 0.50

0.42
RJA RJA
40 0 40 0.35
0 5.0 10 15 20 25 30 0 5.0 10 15 20 25 30
L, LENGTH OF COPPER (mm) L, LENGTH OF COPPER (mm)

Figure 25. DPAK Thermal Resistance and Maximum Figure 26. SOT−223 Thermal Resistance and Maximum
Power Dissipation versus PCB Copper Length Power Dissipation versus PCB Copper Length

http://onsemi.com
11
 LM317M

ORDERING INFORMATION
Output Voltage Operating Temperature
Device Tolerance Range Package Shipping†
LM317MABDT DPAK 75 Units/Rail
LM317MABDTRK TJ = −40°C to 125°C DPAK 2500/Tape & Reel
2%
LM317MABT TO−220 50 Units/Rail
LM317MADTRK TJ = 0°C to 125°C DPAK 2500/Tape & Reel
LM317MBDT DPAK 75 Units/Rail
LM317MBDTRK DPAK 2500/Tape & Reel
LM317MBDTRKG DPAK 2500/Tape & Reel
TJ = −40°C to 125°C
(Pb−Free)
LM317MBSTT3 SOT−223 4000/Tape & Reel
LM317MBT TO−220 50 Units/Rail
LM317MDT DPAK 75 Units/Rail
LM317MDTG DPAK 75 Units/Rail
4%
(Pb−Free)
LM317MDTRK DPAK 2500/Tape & Reel
LM317MDTRKG DPAK 2500/Tape & Reel
TJ = 0°C to 125°C
(Pb−Free)
LM317MSTT3 SOT−223 4000/Tape & Reel
LM317MT TO−220 50 Units/Rail
LM317MTG TO−220 50 Units/Rail
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specification Brochure, BRD8011/D.

http://onsemi.com
12
 LM317M

MARKING DIAGRAMS

DPAK
DT SUFFIX
CASE 369C

317AB 317MA 317MB 317M

ALYWW ALYWW ALYWW ALYWW

TO−220 SOT−223
T SUFFIX ST SUFFIX
CASE 221A CASE 318E

ALYW ALYW
317MB 317M
LM LM LM
317MABT 317MBT 317MT
AWLYWW AWLYWW AWLYWW

A = Assembly Location
WL, L = Wafer Lot
Y = Year
WW, W = Work Week

http://onsemi.com
13
 LM317M

PACKAGE DIMENSIONS

TO−220
T SUFFIX
PLASTIC PACKAGE
CASE 221A−09
ISSUE AA

NOTES:
SEATING 1. DIMENSIONING AND TOLERANCING PER ANSI
−T− PLANE
Y14.5M, 1982.
B F C 2. CONTROLLING DIMENSION: INCH.
3. DIMENSION Z DEFINES A ZONE WHERE ALL
T S BODY AND LEAD IRREGULARITIES ARE
ALLOWED.
4
INCHES MILLIMETERS
A DIM MIN MAX MIN MAX
Q A 0.570 0.620 14.48 15.75
1 2 3 B 0.380 0.405 9.66 10.28
U C 0.160 0.190 4.07 4.82
H D 0.025 0.035 0.64 0.88
F 0.142 0.147 3.61 3.73
K G 0.095 0.105 2.42 2.66
Z H 0.110 0.155 2.80 3.93
J 0.018 0.025 0.46 0.64
K 0.500 0.562 12.70 14.27
L 0.045 0.060 1.15 1.52
L R N 0.190 0.210 4.83 5.33
V Q 0.100 0.120 2.54 3.04
J R 0.080 0.110 2.04 2.79
G S 0.045 0.055 1.15 1.39
T 0.235 0.255 5.97 6.47
D U 0.000 0.050 0.00 1.27
N V 0.045 −−− 1.15 −−−
Z −−− 0.080 −−− 2.04

http://onsemi.com
14
 LM317M

PACKAGE DIMENSIONS

DPAK
DT SUFFIX
PLASTIC PACKAGE
CASE 369C−01
ISSUE O

NOTES:
−T− SEATING 1. DIMENSIONING AND TOLERANCING
PLANE PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
B C
INCHES MILLIMETERS
V R E DIM MIN MAX MIN MAX
A 0.235 0.245 5.97 6.22
B 0.250 0.265 6.35 6.73
4 C 0.086 0.094 2.19 2.38
Z D 0.027 0.035 0.69 0.88
A E 0.018 0.023 0.46 0.58
S F 0.037 0.045 0.94 1.14
1 2 3 G 0.180 BSC 4.58 BSC
U H 0.034 0.040 0.87 1.01
K J 0.018 0.023 0.46 0.58
K 0.102 0.114 2.60 2.89
L 0.090 BSC 2.29 BSC
F J R 0.180 0.215 4.57 5.45
L S 0.025 0.040 0.63 1.01
H U 0.020 −−− 0.51 −−−
V 0.035 0.050 0.89 1.27
D 2 PL Z 0.155 −−− 3.93 −−−
G 0.13 (0.005) M T

SOLDERING FOOTPRINT*

6.20 3.0
0.244 0.118
2.58
0.101

5.80 1.6 6.172

0.228 0.063 0.243

SCALE 3:1 inches

mm 

*For additional information on our Pb−Free strategy and soldering

details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.

http://onsemi.com
15
 LM317M

PACKAGE DIMENSIONS

SOT−223
ST SUFFIX
PLASTIC PACKAGE
CASE 318E−04
A ISSUE K NOTES:
F 1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
INCHES MILLIMETERS
4
DIM MIN MAX MIN MAX
S B A 0.249 0.263 6.30 6.70
1 2 3 B 0.130 0.145 3.30 3.70
C 0.060 0.068 1.50 1.75
D 0.024 0.035 0.60 0.89
J F 0.115 0.126 2.90 3.20
G 0.087 0.094 2.20 2.40
D H 0.0008 0.0040 0.020 0.100
L J 0.009 0.014 0.24 0.35
G M K 0.060 0.078 1.50 2.00
K L 0.033 0.041 0.85 1.05
M 0
10
0
10

S 0.264 0.287 6.70 7.30

SOLDERING FOOTPRINT

3.8
0.15

2.0
0.079

6.3
2.3 2.3
0.248
0.091 0.091

2.0
0.079

1.5
0.059 SCALE 6:1 inches
mm 

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: N. American Technical Support: 800−282−9855 Toll Free ON Semiconductor Website: http://onsemi.com
Literature Distribution Center for ON Semiconductor USA/Canada
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA Order Literature: http://www.onsemi.com/litorder
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 For additional information, please contact your
Email: orderlit@onsemi.com Phone: 81−3−5773−3850 local Sales Representative.

http://onsemi.com LM317M/D
16