Recent Advances in Silicon Photonic Integrated Circuits: Keywords
Recent Advances in Silicon Photonic Integrated Circuits: Keywords
ABSTRACT
We review recent breakthroughs in silicon photonics technology and components and describe progress in silicon
photonic integrated circuits. Heterogeneous silicon photonics has recently demonstrated performance that significantly
outperforms native III-V components. The impact active silicon photonic integrated circuits could have on interconnects,
telecommunications, sensors and silicon electronics is reviewed.
Keywords: Heterogeneous silicon platform, integrated optoelectronics, optoelectronic devices, semiconductor lasers,
silicon-on-insulator (SOI) technology, silicon photonics
1. INTRODUCTION
Heterogeneous silicon photonics, due to its potential for medium- and large-scale integration, has been intensively
researched. Recent developments have shown that heterogeneous integration not only allows for a reduced cost due to
economy of scale, but also allows for same or even better performing devices than what has previously been
demonstrated utilizing only III-V materials. Furthermore we believe that optical interconnects are the only way to solve
the scaling limitation in modern processors, and that heterogeneous silicon photonics with on-chip sources is the best
approach in the long term as it promises higher efficiency and lower cost. We address both beliefs in sections that
follow.
In this paper we plan to briefly address heterogeneous silicon approaches, and point-out that the heterogeneous silicon
platform is more than just III-V on silicon but can have advantages for isolators, circulators and nonlinear devices
(Section 2). We then present a short rationale on answering the question of why to use heterogeneous silicon photonics
for interconnects (Section 3). We address passives (Section 4), outlining low-propagation loss and tight confinement
benefits for integration, briefly touch upon polarization control on-chip as it is crucial for many new applications
including polarization-diversity transceivers (Section 4.1) and we address tuning and temperature stability (Section 4.2).
After passives, we highlight some recent record-performing active devices (Section 5) and provide a brief overview of
sensors-on-chip progress (Section 5.1). We address narrow-linewidth lasers in general (Section 6) and then present
record results together with theoretical explanations for record breaking results; first for single-wavelength lasers
(Section 6.1) and then for widely-tunable ones (Section 6.2), finally we predict that sub-kHz linewidths should be
possible with low-loss waveguide platform (Section 6.3).
We give special attention to narrow-linewidth lasers, as we believe that this is one of the areas that perfectly
demonstrates the potential and benefits of utilizing heterogeneous approaches as recent performance of heterogeneously
integrated narrow-linewidth lasers has far surpassed linewidth results demonstrated with III-V semiconductor lasers.
Another area where this platform clearly shows its advantage are heterogeneously integrated high-power, high-speed
photodiodes. We should point out that, due to the vast scope of research in this area and the high volume of publications,
this paper, although covering a wide range of heterogeneous silicon photonics, will not provide an exhaustive list of
published papers in the field.
_
V,,,¡ Jd'
GaAs LIN b03
Figure 1. (left) Heterogeneous integration of III-V on 200 mm SOI wafer by multiple die bonding [26] (right)
Heterogeneous integration with silicon has been demonstrated with various materials further extending capabilities of
heterogeneous-silicon platform [28, 29].
The SOI platform by itself offers an almost complete suite of photonic components, including filters, (de)multiplexers,
splitters, modulators, and photodetectors. However, electrically pumped efficient sources on silicon remain a challenge
due to this material's indirect bandgap. A way to introduce efficient electrically pumped sources is to utilize III-V gain
regions placed directly on silicon. There are three approaches to achieve this [1]. One approach [2] uses III-V chips
bonded on silicon with coarse alignment and subsequently processed on the Si wafer scale (see Figure 1). This has the
advantage of minimizing the area requirement of III-V material, thus minimizing the III-V epitaxial wafer cost. It has
also the great advantage that very different epitaxial stacks (and not necessarily III-V materials alone) can be integrated
together and processed simultaneously [5]. A second approach is the direct epitaxial growth of III-V layers on silicon or
SOI using intermediate buffer layers, typically Ge and strained superlattices, to minimize dislocations propagating into
the active region [6, 7]. The use of quantum dot (QD) laser gain material can minimize the effect of threading
dislocations on threshold and output power, as efficient capture and localization of injected carriers by individual
quantum dots greatly reduces non-radiative recombination at dislocations. Recent results show tremendous improvement
in laser lifetime of epitaxially grown quantum dot lasers on silicon over similar quantum well lasers [8]. Although the
improvement is significant, the lifetime is not yet adequate for most applications, but further progress is expected. A
third approach is to combine these approaches: one can grow InAs QD gain material on silicon and then bond to
patterned SOI wafers for efficient waveguide coupling and PIC fabrication. This could be on a wafer scale, directly up to
300 or 450 mm diameter wafers. It solves the wafer size limit for wafer scale III-V to silicon bonding, which has been
restricted to 150 mm diameter, the maximum size of InP wafers available to date. Further, growth wafer reclamation
when using smart cut or highly selective etching to perform substrate removal should be possible for cost reduction [1].
For it to be widely used, the heterogeneous-silicon PIC platform has to offer low power, low cost, high capacity, high
volume, high yield and high reliability. Silicon wafer scale processing can offer high capacity, high volume and low
cost. Publicly available studies suggest that the heterogeneous silicon platform is suitable for making reliable active
optical devices, including lasers, modulators and photodetectors [9] and low power devices have readily been
demonstrated [10, 11, 12, 13, 14] addressing all of the above requirements.
Heterogeneous integration on silicon can accommodate not only III-V materials that provide gain, detection and
modulation, but can also include more exotic materials (Figure 1) such as LiNbO3 and Ce:YIG bringing the promise of
high performance modulators, nonlinearities (second-harmonic generation, parametric amplification, and entangled
photon generation) and magnetic properties. LiNbO3 based modulators on heterogeneous silicon platform are
demonstrated either by thin-film direct wafer bonding [21] or by thin film bonding via benzocyclobutene (BCB) [22].
Performance, at this stage, is still limited at the few GHz range due to non-optimized designs with high RC constants and
acousto-optic resonances, but substantial improvements are expected with more refined designs. Magneto-optical
materials can be combined with silicon photonics to obtain optical non-reciprocity. Surface activated direct bonding [23]
and direct deposition of magneto-optic material [24] have been demonstrated. The performance of the MZI silicon
3. OPTICAL INTERCONNECTS
Although operating frequency and sequential processor performance has slowed down, the scaling of Moore’s Law
continues by increasing the number of processor cores while keeping total power consumption constrained due to total
power budget roughly assumed to be around 200 W [88]. This is achieved by increasing the number of cores and
transistors on die (modern processors are approaching 10 billion transistors on a single chip), making them more power
efficient and utilizing more advanced power conservation technologies. The scaling of number of cores is expected to
have a limit due to Amdahl’s Law that limits the performance gain per core as number of cores is increased, but
currently we are still in the exponential growth phase. As the number of cores is increasing, the capacity of interconnects
between individual cores and between the processor and outside world also has to increase. Currently this
communication is done by electrical interconnects and once the wiring fills all the available space, it has been shown that
the capacity cannot be increased by changing the system size [15]. The limit to the total number of bits per second of
information that can flow in a simple digital electrical interconnection is set only by the ratio of the length of the
interconnection to the total cross-sectional dimension of the interconnect wiring - the “aspect ratio” of the
interconnection. This limit is largely independent of the details of the design of the electrical lines, and because it is
scale-invariant, it cannot be changed by either growing or shrinking the system. Performance can be improved by using
repeaters, advanced coding and multilevel modulations, but these techniques also have limitations, one of which is the
energy efficiency as total power has to be kept to around 200 W of thermal budget. Optical interconnects have a
potential to solve this problem since they avoid the resistive loss physics that give this limit.
The three key metrics for future interconnect technology are bandwidth density, energy efficiency and latency [16].
Optical links have all but replaced electrical links for telecommunications applications and are replacing data-
communications interconnect links at increasingly short lengths. Currently it is not clear when optics will also be the
enabler for on-chip communications and enable an optical network-on-chip (NoC) for communication between multiple
cores. This will only happen when optical interconnects can clearly outperform electrical interconnects on the
combination of these three key metrics. Projections are that this typically means a ∼100 fJ/bit system energy target, with
about 10–20 fJ/bit allocated for the optical source [17]. Record 100G high-speed transceivers are currently at 10 pJ/bit
[10]. For slower 5 Gbit/s intra-chip silicon electronic-photonic links values as low as 250 fJ/bit are quoted [11], but they
do not take the wall-plug efficiency of the laser into account. For just sources, values as low as 14 fJ/bit were
demonstrated at bit rates of 12.5 Gbit/s [12]. Current studies show that optical interconnects are not yet a feasible option
for on-chip communication due to lack of improvements in terms of bandwidth and energy consumption [18], but as
CMOS nodes continue scaling down, optical interconnects will become more and more interesting. One of the reasons is
that at small enough nodes, the transistor capacitances become small enough to be directly driven by a photodetector.
This can eliminate the trans-impedance amplifier and greatly reduce the power consumption of the receiving portion of
the link [19].
At this point it is unclear when optical interconnects will become a design of choice for on-chip communications, but it
is clear that at the present rate of progress, electrical interconnects will not be able to keep up within the next decade.
Optics, as it is not limited by resistive loss, is currently the strongest candidate for future on-chip communications. As
the length of interconnects grows to cm range, it is expected that optics will replace copper even sooner. The baud rate of
a single channel will not likely scale much with the move to optics as the accompanying fast electronics increases power
consumption and is likely to be around 25 Gbps over the next decade [17]. As optics is also limited by the size of
waveguides, there is a limit in the number of optical channels that can be packed around the edge of chip. To satisfy the
bandwidth requirements, future systems will generally be wavelength-division multiplexed (WDM) ones. In order to
Figure 2. (left) Si/SiO2 material system offers superior waveguide capabilities due to high index contrast and maturity of Si
processing allowing for very small wires and tight bends [30, 31] (right) Schematic design of multi-octave spectral beam
combiner with integrated lasers utilizing Si and Si3N4 waveguides [39].
Record low losses in silicon, less than 3 dB/m at 1600 nm, have been reported in [34], calculated by the internal Q factor
of silicon ring resonators of 2.2x107. The authors further conclude that the measured loss is still limited by bend loss in
this low-confinement configuration with very low sidewall interaction, so the pure propagation loss could be even lower.
Such record values are probably not suitable for wide integration as the radius of said ring was 2.45 mm. By increasing
the confinement, the bend loss goes down at the expense of higher propagation loss, mainly due to scattering at vertical
sidewalls. Nevertheless, complex devices with much smaller bend radii and measured propagation loss <0.5 dB/cm in C-
band [35] and <0.7 dB/cm in O-band [36] have been demonstrated.
For even lower losses, one can turn to the Si3N4 waveguide platform that offers more than two orders of magnitude
lower propagation loss (as low as 0.045 dB/m) [37]. The Si3N4 waveguides can readily be integrated with the silicon
platform with coupling losses between 0.4-0.8 dB per transition depending on taper bandwidth [38]. Another benefit in
using Si3N4 waveguides is the absence of two-photon absorption and the resulting free-carrier absorption present in Si
waveguides, but the downside is lower confinement and larger minimum bend radii.
io
.10
Figure 3. (left) A 1x1µm2 AFM scan of the InAs quantum dots grown on Ge-on-Si substrates. [66] (right) A 1mm x 5µm
ridge waveguide Fabry-Perot quantum dot laser on Ge/Si demonstrating continuous wave lasing up to 119°C [6].
Ridge waveguide lasers at 1.3 µm fabricated from InAs QDs grown on silicon by molecular beam epitaxy (Figure 3)
have shown room temperature continuous wave thresholds as low as 16 mA, output powers exceeding 176 mW, and
lasing up to 119 ºC [6]. The reliability of epitaxially grown InAs/GaAs lasers on silicon has improved tremendously and
is now quoted at 4600 hours [8], bringing the promise of wafer scale growth on silicon and allowing direct bonding with
wafer sizes of up to 450 mm once reliability is further improved.
m
t
0
Absorber
LED 1460nm Y
á 1400 /!00 IMO
A Om)
D 1300nm
LED 1S4Onm
LED 1380nm
Silicon wavegulde
Figure 4. (left) Illustration of the broadband LED and (inset) balanced pumping to optimize the 3 dB bandwidth. The
pumping currents were 70, 50, 300, and 140 mA for the sections at 1300, 1380, 1460, and 1540 nm [55]. (right) The
diagram of a heterogeneous silicon microring (HSMR) laser with double thermal shunt design. (right inset) plain-view
SEM images of a HSMR laser with double thermal shunt design. Metal shunts were realized with gold [58].
A broadband superluminescent III-V-on-silicon light-emitting diode (LED) with 292 nm of 3 dB bandwidth and on-chip
power of -8 dBm was demonstrated [55]. To achieve the large bandwidth, quantum well intermixing and multiple die
bonding of InP on a silicon photonic waveguide circuit were combined. The device consists of four sections with
Figure 5. Confocal microscope picture of the fully integrated beam-steering PIC. [65].
The most complex heterogeneous PIC is a fully-integrated free-space beam-steering photonic integrated circuit (Figure
5) consisting of 164 optical components including lasers, amplifiers, photodiodes, phase tuners, grating couplers,
splitters, and a photonic crystal lens. The PIC exhibited steering over 23° x 3.6° with beam widths of 1° x 0.6° giving a
total of 138 resolvable spots in the far field with 5.5 dB background suppression [65].
6. NARROW-LINEWIDTH LASERS
Narrow-linewidth is becoming increasingly important in modern communications and sensors. Modern 100G
transceivers utilize dual-polarization quadrature-phase-shift-keying (DP-QPSK) in order to send 4 bits simultaneously (2
in each polarization) and reduce the symbol speeds to 28 Gbaud. Moving to higher transmission-speeds at a single
wavelength such as 200G and 400G while keeping the same symbol speeds necessitates using even more advanced
modulation formats, such as DP-16QAM or DP-256QAM where QAM stands for quadrature amplitude modulation.
Such advanced modulations require lasers and local oscillators for demodulation with very low phase noise, or narrow-
linewidth. For square 16-QAM constellation, the linewidth should be <100 kHz and for square 64-QAM linewidth
should be <1 kHz assuming 28 Gbaud rate [67]. Traditional III-V lasers had linewidths in MHz range and only recently
have been able to demonstrate sub-MHz and finally sub-100 kHz linewidth with careful optimization of the resonator
and the gain sections [68-74]. It should be noted that a direct comparison between quoted values is sometimes hard to
make as methods to measure and quote linewidths differ. Heterogeneous-silicon lasers have been showing sub-MHz
linewidths for some time and recently have shown results significantly surpassing the performance of pure III-V lasers
[31, 35, 36, 75-82]. A comparison is shown in Figure 6. In both, single-wavelength and widely-tunable lasers, a key
enabler for narrow linewidth with heterogeneous designs lies in utilization of low-loss silicon waveguides and high-Q
resonators.
10000
1000
+
100
lo ui-v
assembled
heterogeneous
1
1990 1995 2000 2005 2010 2015 2020
Year
Figure 6. Widely-tunable integrated lasers linewidth vs. year. We make distinction between III-V lasers, and assembled
(butt-coupled chips) or heterogeneous (single-chip, monolithic) silicon laser designs [31, 35, 36, 68-82].
A
p -side contact p- InGaAs
/
Hi implant
MOW
n -Inp
n -side contact
superlattice
Figure 7. High-Q heterogeneous laser device schematics (not to scale). (A) Two-dimensional cross-section of the
heterogeneous platform, with superimposed optical transverse mode profile. (B) Perspective view of a high-Q
heterogeneous laser. (C) Perspective view of the high-Q silicon resonator [83].
The heterogeneous silicon photonics platform opens up a new possibility in improving the coherence by providing a
mechanism to separate the photon resonator and highly-absorbing active medium [83] as shown in Figure 7. The quality
factor of conventional III-V semiconductor lasers is limited by free carrier absorption in the heavily doped p- and n-type
cladding regions, as well as in the active region where photons, both spontaneous and induced, are generated. There is an
inevitable compromise resulting from carrying out both photon generation and photon storage in the same III-V material.
By creating high-Q photon storage in silicon and using III-V for gain, the best of both worlds can be combined.
100_-
1.5 - 30 nrn
- 100 nm
- 150 nm
- Control laser (JDSU DFB)-
00
Ñ
0.5
0
-0.6 -0.4 -0.2 0 0.2 0.4 0.6
100 107 100 10s
Offset Frequency (GHz) Frequency (Hz)
Figure 8. (left) Experimental trace and Lorentzian fit of the transmission resonance of a high-Q silicon resonator. The Q is
estimated at 1.1 million [84]. (right) Frequency noise spectral density for three high-Q heterogeneous lasers (with different
spacer thickness) and control laser. The spacer is layer of low refractive index material (SiO2) between the silicon
waveguide and III-V material. A noise floor, set by phase noise injected by the EDFA used to amplify the laser signal, limits
the measurement of the thickest spacer heterogeneous. This is evident in the noise rise at higher frequencies and was found
to vary with the amount of amplification. At the lowest point (~ 1 kHz), the laser and amplifier contribute approximately
equal noise, hence putting the intrinsic laser linewidth well below the 1 kHz mark [85].
The total Q of a heterogeneous resonator can then be expressed as:
1 Γ 1− Γ
= + (1)
Q QIII −V QSi
1− κ 2
Leff = Lring (6)
κ2
3 0.5
LL
ai
10
ce Q5
0 -20 0 20 0 -20 0 20
Frequency (GHz) Frequency (GHz)
Figure 9. (left) Normalized reflection of ring-resonator and cavity mirror combination (right) Linewidth reduction factor of
the laser as a function of frequency offset from resonance calculated using eqs. 2,3,4 and 5 (αH=4). The combined effect of
both contributions is maximized at slight offset to lower frequencies than the ring resonance. [36].
We believe that these two mechanisms - the effective cavity length enhancement and the negative optical feedback - are
responsible for the exceptional linewidth results shown by ring-coupled lasers. As the loss in rings ultimately limits the
performance (obtainable Q), the low-loss silicon waveguide platform is the key enabler of the exceptional performance
shown by recent devices. We now turn to some specific widely-tunable narrow-linewidth lasers realized by ring
resonators. We make a distinction between heterogeneous (single-chip, monolithically-integrated) and hybrid (assembled
using butt-coupling between Si and III-V regions, multiple-chips) designs.
Heterogeneously-integrated ring-based Vernier lasers [78] featured a linewidth of 330 kHz. An improved design,
coupled-ring-resonator (CRR) lasers [31, 79] have shown linewidth of 160 kHz (Figure 10). In both cases the linewidth
was measured by delayed self-heterodyne technique. The advantage of using a CRR mirror design is a higher external
differential quantum efficiency by avoiding having a drop port bus waveguide to form the necessary filter shape and
having a simple two output-port laser. The threshold currents are around 50 mA with output powers in >15 mW range.
r\ .
CRR1
SOA
phase
CRR2
(A)
Back
mirror
Ring 2 Ring 1
(B) Front
mirror
Figure 10. (A) Coupled-ring-resonator (CRR) laser. CRR acts as a mirror [31, 79], (B) Monolithically-integrated external-
cavity lasers utilize a ~4 cm long external cavity to reduce the linewidth [36].
Further progress has been made with a monolithically integrated external cavity [36]. A ~4 cm long on-chip cavity is
made possible by a low-loss silicon waveguide platform. Tuning in excess of 54 nm in the O-band as well as significant
reduction in laser linewidth due to controlled feedback from the external cavity were shown. The linewidth measured
with the delayed self-heterodyne method in full tuning range is below 100 kHz and the best results are around 50 kHz.
The threshold current is in the 30 mA range, output power is >10 mW and side-mode suppression ratio exceeds 45 dB
across the entire tuning range.
Loop reflector 30 20 x
Si- photonic
Phase section tunable filter 20 0
a
ca-E-
T 10 20
Gain chip
.Ç
0
-10
F- 40
60
-20 80
Ring resonators -30 -100
-40 120
1520 1530 1540 1550 1560 1570 1580
Booster SOA Wavelength [nm]
Figure 11. (left) A schematic view of an assembled butt-coupled widely-tunable narrow-linewidth laser. The laser consists
of Vernier ring filter made in silicon and two III-V gain chips, one as a gain element inside the laser cavity and one as a
booster SOA that can also be used as an OFF switch (right) Superimposed spectra and measured linewidth as a function of
wavelength. Fiber coupled power is >20 dBm and linewidth is <15 kHz across full C-band [35].
6.3 Narrow-linewidth using High-Q rings
We have theoretically analyzed the use of fully-integrated high-Q ring cavities (intrinsic Q ~ 1 million provided by low-
loss waveguides) with widely-tunable semiconductor lasers to realize narrow-linewidth lasers [91]. Different
configurations were studied, including cases where the high-Q cavity is external to the laser cavity and provides filtered
optical feedback to the laser cavity and cases where the high-Q cavity is an integral part of the laser cavity (Figure 12).
passivesection ringl
output
ring2 R
R3=95%
j j
Le.,1rnrn
Figure 12. (left) Schematic of external cavity laser with high-Q ring in all-pass configuration (center) Schematic of external
cavity laser with high-Q ring in drop configuration (right) Schematic of laser with high-Q ring inside the cavity [91]. Ring 3
is the high-Q ring in all considered cases.
We have studied the three architectures in terms of linewidth performance, by utilizing the theory of adiabatic chirp
reduction. For the external high-Q ring cavity lasers, we modify and apply the negative optical feedback theory to
estimate the stability of proposed feedback configuration. In terms of stability we show that external high-Q resonator in
all-pass configuration provides both higher responsivity and larger 45° phase margin bandwidth (Figure 13).
-80
- 1.25 mm
'fro-
-13 -100
-90
i
2.1.121-
.
. -----
- 3.14 mm
-110 /I
II ¡ fi , -1.25 mm
- 5.02 mm -
co -120
-3.14 mm
á -130 4i¡i
cc
-140 ¡ -5.02 mm
-150 ii I
0
0 10 20 30 40 50 0 10 20 30 40 50
K2(%) K2(%)
Figure 13. (left) Responsivity of negative optical feedback for various coupling coefficients at low-frequency (10 MHz).
All-pass resonator configuration is plotted with full lines, and drop resonator configuration is plotted with dashed lines..
Different colors correspond to different ring resonator circumferences (0.5 dB/cm propagation loss). (right) Phase
bandwidth defined for phase margin of 45°. The plot shows frequency where phase surpasses 135° shift, potentially leading
to positive feedback and detrimental laser performance (0.5 dB/cm propagation loss, 1 mm loop delay).
Additional analysis showed that although each approach has its advantages and disadvantages, considering all of the
aspects of the laser design as well as simplicity of operation, using a high-Q ring as an integral part of the laser cavity is
the best approach in order to realize widely-tunable narrow-linewidth monolithically integrated semiconductor lasers. By
utilizing heterogeneous integration providing optimized silicon waveguides with low propagation loss, kHz and even
sub-kHz instantaneous linewidths should be attainable with proper design (Figure 14).
25
30,
" 20
15
10
0
360
270 a 5
0.4
180
0.3
90 0.2
0.1
Ring 3 phase (deg) 0 0
KZ
Figure 14. Simulated instantaneous linewidth of laser with high-Q ring inside the cavity as a function of high-Q ring phase
and coupling strength (propagation loss 0.5 dB/cm).
ACKNOWLEDGMENT
The authors would like to thank B. Koch, G. Fish, E. Norberg, and A. Fang of Aurrion; M. Paniccia, R. Jones, and M.
Sysak of Intel; D. Liang, G. Kurczveil and R. Beausoleil of Hewlett Packard; X. Zhang, J. Yao, J. E. Cunningham of
Oracle; A. Yariv of Caltech; D. Dai of Zhejiang University; L. Theogarajan, A. Sohdi, L. Chen, D. Blumenthal, L.
Coldren, and J. Peters of UCSB for helpful discussions.
REFERENCES
[1] J. Bowers, J. Bovington, A. Liu, and A. Gossard, "A Path to 300 mm Heterogeneous Silicon Photonic Integrated
Circuits," in Optical Fiber Communication Conference, OSA Technical Digest (online) (Optical Society of America,
2014), paper Th1C.1.
[2] A. W. Fang, H. Park, R. Jones, O. Cohen, M. J. Paniccia, and J. E. Bowers, “A Continuous Wave Hybrid
AlGaInAs-Silicon Evanescent Laser,” IEEE Photonics Technology Letters, 18 (10), 1143-1145, May 15, 2006
[3] H. Park, A. W. Fang, S. Kodama, and J. E. Bowers, "Hybrid Silicon Evanescent Laser Fabricated With a Silicon
Waveguide and III-V Offset Quantum Wells," Optics Express, 13 (23), 9460-9464, November, 2005
[4] J. E. Bowers, Patents 8,106,379, 8,110,823, 8,937,296, 8,994,004, 9,020,002
[5] B. Koch, E. Norberg, B. Kim, J. Hutchinson, J. Shin, G. Fish, and A. Fang, "Integrated Silicon Photonic Laser
Sources for Telecom and Datacom," in Optical Fiber Communication Conference/National Fiber Optic Engineers
Conference 2013, OSA Technical Digest (online) (Optical Society of America, 2013), paper PDP5C.8.
[6] A. Y. Liu, C. Zhang, J. Norman, A. Snyder, D. Lubyshev, J. M. Fastenau, A. W. K. Liu, A. C. Gossard, and J. E.
Bowers, “High performance continuous wave 1.3 µm quantum dot lasers on silicon”, Applied Physics Letters, 104,
041104 (2014)
[7] Andrew Lee, Qi Jiang, Mingchu Tang, Alwyn Seeds, and Huiyun Liu, "Continuous-wave InAs/GaAs quantum-dot
laser diodes monolithically grown on Si substrate with low threshold current densities," Opt. Express 20, 22181-
22187 (2012)
[8] A. Y. Liu, R. W. Herrick, O. Ueda, P. M. Petroff, A. C. Gossard, and J. E. Bowers,, "Reliability of InAs/GaAs
quantum dot lasers epitaxially grown on silicon," IEEE Journal of Selected Topics in Quantum Electronics, Vol 21,
No. 6, November/December 2015.
[9] S. Srinivasan, N. Julian, J. Peters, D. Liang, and J. E. Bowers, “Reliability of Heterogeneous Silicon Distributed
Feedback Lasers”, IEEE Journal of Selected Topics In Quantum Electronics, Vol. 19, No. 4, paper 1501305,
July/August 2013
[10] A. Ramaswamy, J. Roth, E. Norberg, R. S. Guzzon, J. Shin, J. Imamura, B. Koch, D. Sparacin, G. Fish, B. G. Lee,
R. Rimolo-Donadio, C. Baks, A. Rylyakov, J. Proesel. M. Meghelli, C. Schow, “A WDM 4x28Gbps Integrated
Silicon Photonic Transmitter driven by 32nm CMOS driver ICs”, OFC 2015 post-deadline paper Th5B.5
[11] E. Timurdogan, Z. Su, K. Settaluri, S. Lin, S. Moazeni, C. Sun, G. Leake, D. D. Coolbaugh, B. Moss, M. Moresco,
V. Stojanovic, M. R. Watts, “An Ultra Low Power 3D Integrated Intra-Chip Silicon Eletronic-Photonic Link”, OFC
2015 post-deadline paper Th5B.8
[12] K. Takeda, T. Sato, T. Fujii, E. Kuramochi, M. Notomi, K. Hasebe, T. Kakitsuka, and S. Matsuo, "Heterogeneously
integrated photonic-crystal lasers on silicon for on/off chip optical interconnects," Opt. Express 23, 702-708 (2015)