MM58241 High Voltage Display Driver

September 1992

MM58241 High Voltage Display Driver

General Description Features
The MM58241 is a monolithic MOS integrated circuit utiliz- Y Direct interface to high voltage display
ing CMOS metal gate low threshold P- and N-channel devic- Y Serial data input
es. It is available both in 40-pin molded dual-in-line pack- Y No external resistors required
ages or as dice. The MM58241 is particularly suited for driv- Y Wide display power supply operation
ing high voltage (60V max) vacuum fluorescent (VF) dis- Y LSTTL compatible inputs
plays (e.g., a 32-digit alphanumeric or dot matrix display). Y Software compatible with NS display driver family
Y Compatible with alphanumeric or dot matrix displays
Applications Y Display blanking control input
Y COPSTM or microprocessor-driven displays Y Simple to cascade
Y Instrumentation readouts
Y Industrial control indicator
Y Digital clock, thermostat, counter, voltmeter
Y Word processor text displays
Y Automotive dashboards

Block Diagram

TL/F/5600 – 1
FIGURE 1

COPSTM is a trademark of National Semiconductor Corporation.

C1995 National Semiconductor Corporation TL/F/5600 RRD-B30M105/Printed in U. S. A.

 Absolute Maximum Ratings Operating Conditions
If Military/Aerospace specified devices are required, Min Max Units
please contact the National Semiconductor Sales Supply Voltage (VDD)
Office/Distributors for availability and specifications. VSS e 0V 4.5 5.5 V
Voltage at Any Input Pin VDD a 0.3V to VSS b 0.3V Display Voltage (VDIS) b 55 b 25 V
Voltage at Any Display Pin VDD to VDD b 62.5V Temperature Range b 40 a 85 §C
VDD a lVDISl 62.5V
Storage Temperature b 65§ C to a 150§ C
Power Dissipation at a 25§ C
Molded DIP Package, Board Mount 2.28W*
Molded DIP Package, Socket Mount 2.05W**
Junction Temperature 130§ C
Lead Temperature
(Soldering, 10 sec.) 260§ C

*Molded DIP Package, Board Mount, iJA e 46§ C/W,

Derate 21.7 mW/§ C above a 25§ C.
**Molded DIP Package, Socket Mount, iJA e 51§ C/W,
Derate 19.6 mW/§ C above a 25§ C.

DC Electrical Characteristics
TA e b40§ C to a 85§ C, VDD e 5V g 0.5V, VSS e 0V unless otherwise specified
Symbol Parameter Conditions Min Typ Max Units
Power Supply Currents VIN e VSS or VDD, VSS e 0V,
IDD VDIS Disconnected 150 mA
IDIS VDD e 5.5V, VSS e 0V, VDIS e b55V 10 mA
All Outputs Low
Input Logic Levels
DATA IN, CLOCK
ENABLE, BLANK
VIL Logic ‘0’ 0.8 V
VIH Logic ‘1’ (Note 1) 2.4 V
Data Output Logic Levels
VOL Logic ‘0’ IOUT e 400 mA 0.4 V
VOH Logic ‘1’ IOUT e b10 mA VDD b 0.5 V
VOH Logic ‘1’ IOUT e b500 mA 2.8 V
IIN Input Currents VIN e 0V or VDD
DATA IN, CLOCK b 10 10 mA
ENABLE, BLANK
CIN Input Capacitance
DATA IN, CLOCK 15 pF
ENABLE, BLANK
Display Output Impedances VDD e 5.5V, VSS e 0V
ROFF Output Off (Figure 3a) VDIS e b 25V 60 400 kX
VDIS e b 40V 70 550 kX
VDIS e b 55V 80 650 kX
RON Output On (Figure 3b) VDIS e b 25V 3.0 4.0 kX
VDIS e b 40V 2.6 3.7 kX
VDIS e b 55V 2.3 3.4 kX
VDOL Display Output Low Voltage VDD e 5.5V, IOUT e Open Circuit,
VDIS VDIS a 4 V
b 55V s VDIS s b 25V

Note 1: 74LSTTL VOH e 2.7V @ IOUT e b 400 mA, TTL VOH e 2.4V @ IOUT e b 400 mA.

2
AC Electrical Characteristics TA e b40§ C to a 85§ C, VDD e 5V g 0.5V
Symbol Parameter Conditions Min Typ Max Units
Clock Input (Notes 3 and 4)
fC Frequency 800 kHz
tH High Time 300 ns
tL Low Time 300 ns
Data Input
tDS Set-Up Time 100 ns
tDH Hold Time 100 ns
Enable Input
tES Set-Up Time 100 ns
tEH Hold Time 100 ns
Data Output CL e 50 pF
CLOCK Low to Data Out 500 ns
tCDO Time
Note 2: For timing purposes, the signals ENABLE and BLANK can be considered to be totally independent of each other.
Note 3: AC input waveform specification for test purposes: tr, tf s 20 ns, f e 800 kHz, 50% g 10% duty cycle.
Note 4: Clock input rise and fall times must not exceed 5 ms.

Connection Diagrams
Dual-In-Line Package Plastic Chip Carrier

TL/F/5600 – 2
Top View
TL/F/5600 – 8
FIGURE 2
Top View
Order Number MM58241N or MM58241V
See NS Package Number N40A or V44A

Functional Description
This product is specifically designed to drive multiplexed or to be loaded into the shift register following ENABLE high. A
non-multiplexed high voltage alphanumeric or dot matrix logic ‘1’ at the input will turn on the corresponding display
vacuum fluorescent (VF) displays. Character generation is digit/segment/dot output.
done externally in the microprocessor, with a serial data A significant reduction in discrete board components can be
path to the display driver. The MM58421 uses three signals, achieved by use of the MM58241, because external pull-
DATA IN, CLOCK and ENABLE, where ENABLE acts as an down resistors are not required. Due to the nature of the
external load signal. Display blanking can be achieved by output stage, both its on and off impedance values vary as a
means of the BLANKING CONTROL input, and a logic ‘1’ function of the display voltage applied. However, Figures 3a
will turn off all sections of the display. A block diagram of and 3b show that this output impedance will remain con-
the MM58241 is shown in Figure 1. stant for a fixed value of display voltage.
Figure 2 shows the pinout of the MM58241 device, where
output 1 (pin 18) is equivalent to bit 1, i.e., the first bit of data

3
Functional Description (Continued)
Figure 4 demonstrates the critical timing requirements be- new data. During data transfer, the display will show old
tween CLOCK and DATA IN for the MM58241. data. DATA OUT is also provided on the MM58241, being
To clear (reset) the display driver at power on or any time, output on the falling edge. At any time, the display may be
the following flushing routine may be used. With the enable blanked under processor control, using the BLANKING
signal high, clock in 32 zeroes. Drive the enable signal low CONTROL input.
and the display will be blank. It is recommended to clear the Figure 6 shows a schematic diagram of a microprocessor-
driver at power on. based system where the MM58241 is used to provide the
In Figure 5, the ENABLE signal acts as an envelope, and grid drive for a 32-digit 5 x 7 dot matrix vaccum fluorescent
only while this signal is at a logic ‘1’ does the circuit accept (VF) display. The anode drive in this example is provided by
CLOCK input signals. Data is transferred and shifted in the another member of the high voltage display driver family,
internal shift register on the rising clock edge, i.e., ‘0’–‘1’ namely the MM58248, which does not require an externally
transition. When the ENABLE signal goes low, the contents generated load signal.
of the shift registers are latched, and the display will show

TL/F/5600 – 3
FIGURE 3a. Output Impedance Off

TL/F/5600 – 4
FIGURE 3b. Output Impedance On

Timing Diagrams

TL/F/5600 – 5
For the purposes of AC measurements, VIH e 2.4V, VIL e 0.8V.

FIGURE 4. Clock and Data Timings

4
Timing Diagrams (Continued)

TL/F/5600 – 6
FIGURE 5. MM58241 Timings (Data Format)

Typical Application

TL/F/5600 – 7
FIGURE 6. Microprocessor-Controlled Word Processor

5
6
Physical Dimensions inches (millimeters)

Molded Dual-In-Line Package

Order Number MM58241N
NS Package Number N40A

7
MM58241 High Voltage Display Driver
Physical Dimensions inches (millimeters) (Continued)

Plastic Chip Carrier (V)

Order Number MM58241V
NS Package Number V44A

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.

National Semiconductor National Semiconductor National Semiconductor National Semiconductor

Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (a49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge @ tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (a49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (a49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (a49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (a49) 0-180-534 16 80 Fax: (852) 2736-9960

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.