2- PowerLogic T500 – Hardware Configuration
2- PowerLogic T500 Hardware Configuration
Internal
PowerLogic T500 CPU: PowerLogic HU280
The HU20 module has the following factory preloaded elements:
• The Linux operating system.
• The PowerLogic app, including webbapp
• The ETH MNT port default IP address is “192.168.6.1“. The user can connect
to this IP address from the configuration software Easergy Builder Tool or use
it as URL for webApp.
• As there is no switches or jumpers present no hardware configuration is
necessary.
2- PowerLogic T500 Hardware Configuration Page 2
Internal
PowerLogic T500 CPU: PowerLogic HU280
The HU280 module must be configured with the following software:
• Firmware.
• Network Configuration (Easergy Builder)
• Easergy builder project.
• ISAGraf (optional).
• Cybersecurity (CAE)
2- PowerLogic T500 Hardware Configuration Page 3
Internal
PowerLogic T500 CPU: PowerLogic HU280 – Users
A new HU280 module has only the next user:
User Role Password Description
SecurityAdmin Security1! This user can define and modify the security policy and user roles.
It is strongly recommended the security administrator uses the
SecurityAdmin to:
• Create a backup SECADM role user
• Update the SecurityAdmin default password
• Create the required users assigned to the required roles
Refer to webApp for the users management procedure
Note: the users are not reset when a factory reset
2- PowerLogic T500 Hardware Configuration Page 4
Internal
PowerLogic T500: PS280 – EMS711x0 – Enhanced power supply
• No configuration is required.
• All the switches at off position.
2- PowerLogic T500 Hardware Configuration Page 5
Internal
PowerLogic T500 modules
• The serial ports and acquisition modules have a set of microswitches
to configure some parameters of the module.
Configuration Switches
2- PowerLogic T500 Hardware Configuration Page 6
Internal
PowerLogic T500: XS280 – EMS73100 – Serial ports expansion
Configuration Switches
Microswitches 1 to 4 are used to Pin 11 Pin 10 Pin 9 Profibus speed
identify the position of the module Off Off Off 19.2 kbaud
in the bus. This position identifies Off Off On 93,75 kbaud
the physical name of each serial
Off On Off 187,5 kbaud
port. For example, serial ports of
SM_SER in position 1 are MUX1 Off On On 500 kbaud
to MUX8. MUX9 to MUX16 are on Off Off 1,5 Mbaud
the serial ports in the SM_SER in On Off On N/A
position 2. On On Off N/A
The address definition will be as on On On N/A
follows:
The active ports, baudrate and
• P1*20 + P2*21 + P3*22 + P4*23 serial parameters are set in
Easergy builder.
2- PowerLogic T500 Hardware Configuration Page 7
Internal
PowerLogic T500: XS280 – EMS73100 – Serial ports expansion
The ports are configured as communication channels in the Channels
tab of the configuration mode of Easergy Builder. The number and
type of these channels depends on the type of CPU and
communication modules installed in the RTU.
The name of the ports will be:
• HU280 CPU serial ports COM1 to COM2 (RS232 or RS465)
• XS280 serial ports: XS280x_COMy (where x is the XS280 module address
and y the port number at the module).
• The rest of the parameters are selected on the channel configuration screen.
2- PowerLogic T500 Hardware Configuration Page 8
Internal
PowerLogic T500: Acquisition modules
Functional parameters are set in Easergy builder. Pin 11 Pin 10 Pin 9 Profibus speed
Off Off Off 19.2 kbaud
Off Off On 93,75 kbaud
Off On Off 187,5 kbaud
Off On On 500 kbaud
on Off Off 1,5 Mbaud
On Off On N/A
On On Off N/A
on On On N/A
2- PowerLogic T500 Hardware Configuration Page 9
Internal
PowerLogic T500: Acquisition modules
The module’s identification must be unique, selecting between 1 and
96 using microswitches 1 to 7. The address 0 and from 97 to 127 are
reserved and never can be assigned. In other case, several messages
are generated when the system boot.
The address definition will be as follows:
• P1*20 + P2*21 + P3*22 + P4*23 + P5*24 + P6*25 + P7*26
Assuming Px is the value assigned to the position of microswitch x (0
is OFF and 1 is ON). For example, if switches 2, 4 and 5 are in the ON
position, the Profibus address of the module is 26.
2- PowerLogic T500 Hardware Configuration Page 10
Internal
PowerLogic T500: Acquisition modules – Easergy Builder Configuration (I)
The CPU must know type and address of all I/O modules connected
on the bus to initialize and switch to data acquisition mode properly.
This window allows:
• Add (+) or remove (-) module on the backplane. Using appropriate buttons.
• The address for each module is displayed under its picture and it can be
changed using the button . It must be the same that the configured with its
rear switches.
• Use button to configure the time parameters of the polling and digital
filtering.
2- PowerLogic T500 Hardware Configuration Page 11
Internal
PowerLogic T500: Acquisition modules – Easergy Builder Configuration (II)
To add a new module, select the type on the upper panel, select the
address on the box, and select the number of modules of the same
type to add.
If you add more than one module, the second and subsequent
modules are addressed consecutively.
2- PowerLogic T500 Hardware Configuration Page 12
Internal
PowerLogic T500: Acquisition modules – Easergy Builder Configuration (III)
To change any module address, select the new address on this
window.
2- PowerLogic T500 Hardware Configuration Page 13
Internal
PowerLogic T500: Acquisition modules – Easergy Builder Configuration (IV)
The parameters available on this window are:
• Profibus rate: must match with the switches 9-11 configured value.
• Analog and Digital period: Interval of time for the acquisition of input signals
when they are configured to be updated periodically, both values can be
changed with 100 ms intervals.
• Integrity period: When a digital signal is set to be updated by event, this value
indicates that if during this time no event occurred, the signal is updated
anyway. Value can be changed with 100 ms intervals.
• Filter DI:
– Rebound changes: Number of changes necessaries in order to activate the
anti–rebound filter.
– Detection period: Time period to count the number of rebounds to activate the
anti–rebound filter, blocking the signal. This time is expressed in seconds
– Unlock period: Time period without changes in order a blocked signal is
unblocked. This time is expressed in seconds.
2- PowerLogic T500 Hardware Configuration Page 14
Internal
PowerLogic T500: DI180 – Digital inputs – Easergy Builder Signals config
This is the laq screen on Easergy Builder devices
configuration tab. Selecting each module, the signals
could be configured as single or double or slow
counters
Additional parameters are:
• ChgEvt: is the signal changes generates events or not.
• Invert: Inversion flag
• TF (ms): filtering time. Changes that take less tan this
time are rejected.
• TM (ms*10): After an event, the signal's value is retained
for this time before another event occurs.
• TS: (ms*100): Only for double signals. This is the time
that CPU awaits no new changes when one the DI
changes to register the new value.
2- PowerLogic T500 Hardware Configuration Page 15
Internal
PowerLogic T500: DO280 & DO180 – DO – Easergy Builder Signals config
This is the laq screen on Easergy Builder devices
configuration tab. Selecting each module, the signals
could be configured as single or double.
Additional parameters are:
• Latch: The signal is pulsed or latched.
• ExeTim: Time in which the signal’s value is retained. It is
applied when the value of field Latch is “N”. The value is
expressed in milliseconds, but its accuracy is 100 ms.
This configuration applies to both DO280 and
DO180 modules.
2- PowerLogic T500 Hardware Configuration Page 16
Internal
PowerLogic T500: AI160 – Analog Input – Easergy Builder Signals config
This is the laq screen on Easergy Builder devices
configuration tab. Selecting each module to
configure the next parameters:
• Rng: Signal’s range
• EGU: it indicates if engineering units are used (“Y”) or
not (“N”, in this case, counts are used).
• Emin: Minimum value expressed in engineering units.
The range is: -32768 to 32767.
• Emax: Maximum value expressed in engineering units.
The range is: -32768 to 32767.
• The “AC FILTER” field is associated to a band rejection
filter at 50/60 Hz to avoid the damaging effects of
network noise. Set to NONE if not necessary.
This configuration also applies to AI of SM_AI8AO4
modules.
2- PowerLogic T500 Hardware Configuration Page 17
Internal
PowerLogic T500: AX160 – Analog I/O – Easergy Builder Signals config
This is the laq screen on Easergy Builder devices
configuration tab. Selecting each module to
configure the next parameters:
• Rng: Signal’s range
• EGU: it indicates if engineering units are used (“Y”) or
not (“N”, in this case, counts are used).
• Emin: Minimum value expressed in engineering units.
The range is: -32768 to 32767.
• Emax: Maximum value expressed in engineering units.
The range is: -32768 to 32767.
• Rst: Value taken by the output after a CPU reset (% of
output range).
• Keep: If the value is set to “Y” the output is retained. if
the communication with the CPU is lost.
2- PowerLogic T500 Hardware Configuration Page 18
Internal
Backplane
For each backplane, the user If you do not use the redundant • When interconnecting
must configure: Profibus-DP configuration, you backplanes, it is necessary to
must remove the jumper, as include the termination resistors
• Profibus-DP redundancy or not.
indicated in the following image. in the first and the last
• Activation of the RS-485 backplane of the bus. Set
termination resistors or not. micro-switches near the
expansion terminals to on.
Where PF1 is associated with
Profibus 1, PF2 with Profibus 2
and SYN with the
synchronization bus.
2- PowerLogic T500 Hardware Configuration Page 19
Internal
Backplane expansion
• The RTU can be expanded to other backplanes (including only I/O
modules) according to the system requirements.
• Each backplane must be connected to the following using only one
or two DB9 connectors, depending on the system architecture.
2- PowerLogic T500 Hardware Configuration Page 20
Internal
Backplane expansion
One main backplane (with single One main backplane (with single or Two main backplanes, one cable
or redundant CPU) and a single redundant CPU), one cable for PF2 for PF2 and another cable for
cable for PF1, PF2 and SYN and another cable for PF1 and SYN PF1 and SYN.
2- PowerLogic T500 Hardware Configuration Page 21
Internal
Questions?
2- PowerLogic T500 Hardware Configuration Page 22
Internal
THANK YOU.
2- PowerLogic T500 Hardware Configuration Page 23
Internal
2- PowerLogic T500 Hardware Configuration
Internal
