0% found this document useful (0 votes)
19 views3 pages

Internal Test 1 DSD

The document outlines the structure and content of the Internal Examination-I for the course EC 3352 - Digital System Design at Fatima Michael College of Engineering & Technology. It includes details such as the staff name, date, duration, and maximum marks, along with a breakdown of questions in three parts: Part A, Part B, and Part C. The examination covers topics like Boolean functions, combinational circuits, parity bits, and digital design components.

Uploaded by

elayaraja
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
19 views3 pages

Internal Test 1 DSD

The document outlines the structure and content of the Internal Examination-I for the course EC 3352 - Digital System Design at Fatima Michael College of Engineering & Technology. It includes details such as the staff name, date, duration, and maximum marks, along with a breakdown of questions in three parts: Part A, Part B, and Part C. The examination covers topics like Boolean functions, combinational circuits, parity bits, and digital design components.

Uploaded by

elayaraja
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY

FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai – Sivagangai Main Road,
Senkottai Village, Madurai – Sivagangai Main Road, Madurai - 625 020
Madurai - 625 020 An ISO 9001:2008 Certified Institution
An ISO 9001:2008 Certified Institution

INTERNAL EXAMINATION -I INTERNAL EXAMINATION -I


EC 3352-DIGITAL SYSTEM DESIGN EC 3352-DIGITAL SYSTEM DESIGN

Staff Name: R.Nagadeepa Date & Session: .2023 Staff Name: R.Nagadeepa Date & Session: .2023
Class: II year ECE Section: - Class: II year ECE Section: -
Duration : 1 Hour 30 Minutes Max. Marks: 50 Duration : 1 Hour 30 Minutes Max. Marks: 50
Answer all the Questions Answer all the Questions
Part- A (4 X 2 = 8 Marks) Part- A (4 X 2 = 8 Marks)

1. Find the octal equivalent for the given decimal number (149). 1.Find the octal equivalent for the given decimal number (149).
2. Simplify the Boolean function XY+X’Z+YZ. 2.Simplify the Boolean function XY+X’Z+YZ.
3. What is meant by combinational circuits?Give examples. 3.What is meant by combinational circuits?Give examples.
4. What is a parity bit? 4.What is a parity bit?
Part – B (2 X 13 = 26Marks) Part – B (2 X 13 = 26Marks)
5.a)i)Simplify the four variable Boolean function 5.a)i)Simplify the four variable Boolean function
F(A,B,C,D)=ℇm(0,2,3,5,7,8,9,10,11,13,15) using K-map.(7) F(A,B,C,D)=ℇm(0,2,3,5,7,8,9,10,11,13,15) using K-map.(7)

ii)Express the Boolean function F=XY+X’Z as a product of ii)Express the Boolean function F=XY+X’Z as a product of maxterms.(6)
maxterms.(6)
(or)
(or) b)Minimize the expression Y(A,B,C,D) = ℇm(0,1,3,7,8,9,11,15) using
b)Minimize the expression Y(A,B,C,D) = ℇm(0,1,3,7,8,9,11,15) tabulation method.(13)
using tabulation method.(13)
6.a)i)Explain the working of 3 bit even parity generator and checker.(7)
6.a)i)Explain the working of 3 bit even parity generator and ii)Illustrate the operation of priority encoder.(6)
checker.(7) (or)
ii)Illustrate the operation of priority encoder.(6) b)i)Design a full adder and implement in sum of product form.(7)
(or) ii)Construct the 4X16 decoder.(6)
b)i)Design a full adder and implement in sum of product form.(7)
ii)Construct the 4X16 decoder.(6) Part-C (1x16=16 Marks)
.
Part-C (1x16=16 Marks)
. 7.Design a carry look ahead adder.

7.Design a carry look ahead adder.

You might also like