LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH

MAESTRO LEARN WITH MAESTRO LEARNWITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO
LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH

| www.riyasict.com

Duration: 180 Minutes Your Full Name: …….………………….………..……..

Instructions: Avoid Writing Names like Fathima H , DaddyPrincess-Hapsa , Ahmed.R , Anonymous ,

Mukusali Instead write your full name to keep records on your progress

LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH
MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN
WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO
LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH

RIYAS RUSHARD
GCE ADVANCED LEVEL ICT 2025
MAESTRO’S TERM EXAMINATION - JULY
GCE AL ICT 2025 – LEARN WITH MAESTRO
01. Which of the following statements is/are true?
(1) Herman Hollerith designed the Analytical Engine.
(2) The Pascaline developed by Blaise Pascal could perform addition with carry and multiplication.
(3) The Pascaline developed by Blaise Pascal read data from punch cards
(4) Ada Lovelace is considered as the first computer programmer
(5) The difference Engine was developed by Blaise Pascal

02. The First Automated Sequence Controlled Calculator and the First Digital Computer used to store programs,
(1) Abacus and EDVAC (3) ABC and UNIVAC (5) Mark - I and ENIAC
(2) Mark-I and EDVAC. (4) Mark - I and UNIVAC

03. Which technology is used in third generation computers?

(1) Integrated circuits (3) Transistor (5) Large scale microprocessor
(2) Vacuum tubes (4) Microprocessor

04. What are the basic components of the computer that is manufactured according to the Von Neumann
architecture?
(1) Input, process, and output
(2) Arithmetic and Logic Unit, Control Unit, Memory Unit, Secondary Memory
(3) Arithmetic and Logic Unit, Control Unit, Memory Unit
(4) Arithmetic and Logic Unit, Control Unit, Primary and Secondary Memory, input, and output
(5) Arithmetic and Logic Unit, Control Unit, Register memory, Memory Unit, Input and Output device

05. Which of the following statements is correct?

(1) Application software load applications into the secondary memory.
(2) The programs stored in ROM are known as system software.
(3) System software support data communication between peripheral devices.
(4) Utility software is generally stored in ROM.
(5) Utility software is incorporated in washing machines

06. What are the peripheral devices that can work as both input and output devices?
(1) Pen Drives, Digital Camera, Compact Disk, Optical Mark Recognition
(2) Digital Camera, Touch Pad, Optical Mark Recognition, Touch Screen
(3) Touch Screen, Digital Camera, Optical Character Recognition, Scanner
(4) Touch Screen, Digital Camera, Headset, Network Interface Card
(5) Compact Disk, Touch Screen, Digital Camera, Pen Drives

07. Which of the following is not a component(s) of a motherboard

(1) BIOS ROM (3) PCI/ISA/AGP bus slots (5) Hard Disk
(2) Micro processor (4) CD ROM drive

08. Consider the following statements

A - Accessing files from anywhere through the internet
B - Less software cost
C - Threat to privacy/ security of data
Which of the above us/are considered as advantages of cloud computing?
(1) A Only (3) A, B Only (5) B, C Only
(2) B Only (4) A, C Only

09. Select the correct statement / statements from the following statements.
A - Enabling the equalization of technical resources is a solution to digital division.
B - The digital divide is the economic and social equilibrium of access, use or impact of ICT.
C - Firewall installation can be done as a remedy for phishing.
(1) A Only (3) A and B Only (5) All A, B and C
(2) A and C Only (4) B and C Only

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 2

10. Which of the following is the correct 16-bit floating point representation of the decimal number-47.625?
Assume 8 bits for mantissa and 7 bits for exponent
(1) 1 0001000 01111101 (3) 0 1110011 01111101 (5) 0 1101111 10000010
(2) 0 1111011 10111101 (4) 1 1000100 01111101

11. The equivalent in decimal number to the IEEE standard 32-bit floating point representation of
1 10000011 11111100000000000000000
(1) -16.875 (3) -31.5 (5) -127
(2) -63.5 (4) -31.75

12. Which of the following is the range of integers that can be represented using 2’s complement notation on an
n-bit register.
(1) 0 to 2n-1 (3) -2n-1 to 2n-1 (5) -2n-1 to 2n-1
(2) -2 to 2 - 1
n-1 n-1
(4) 0 to 2 n-1

13. The number 0111111111111111 in the form of 2’s complement is equivalent to decimal number
(1) 65535 (3) -1 (5) 1
(2) 32768 (4) 32767

14. Which of the following represents the bitwise OR operation of the two binary numbers 10101010 and
01010101?
(1) 00000000 (3) 00001111 (5) 11111111
(2) 11110000 (4) 11000011

15. What is the binary equivalent to the decimal 45.375?

(1) 101100.1012 (3) 101101.1112 (5) 101101.1012
(2) 101101.0012 (4) 101101.0112

16. Consider the following three numbers in decimal, octal and hexadecimal notations, respectively.
A - 21710 B - 6618 C - D9

Which of the above is/are equivalent to 110110012 in binary notation?

(1) A only (3) A and B only (5) All A, B and C
(2) B only (4) A and C only

17. The value of 578+ 100 +1018 is,

(1) 2128 (3) 110101002 (5) 13416
(2) 324 (4) 110010102

18. Which of the following can be obtained by simplifying Boolean expression '''''''''' ''''''''''
% ) (𝑫
(𝐀 + 𝐁 % + 𝐅) using De Morgan's
Law?
% .B.D. 𝐅'
I-𝐀 %. 𝐃
II - A. 𝐁 % .F III - ''''''''''
(𝐀 + 𝐁 ''''''''
% )+ (𝐃. 𝐅')

(1) I Only (3) III Only (5) I, III Only

(2) II Only (4) I, II Only

19. What would be the Boolean expression for the Logic

Circuit given below.

(1) % .B +A. B
A %
(2) A⊕B
(3) '''''''''
𝐴 ⊕𝐵
(4) AB + ''''
AB
(5) A+B

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 3

20. Consider the given Karnaugh map.
Which of the following Boolean expression/s is/are represented by the
Karnaugh map?

A – (A+D)( A %+ B
%+D %+ C'+D
% )( B %)
B – (A+D)( A%+B%+D% )(A+B %+C')
% % % %
C – AD + ABD + BCD' %

(1) Only A (3) Only C (5) Only A and C

(2) Only B (4) Only A and B

21. Which of the following logic circuits is/are correct about half adder?
(Assume outputs are S-Sum and C- Cout)

(1) A Only (3) B and C Only (5) All A, B and C

(2) A and B Only (4) A and C Only

22. Consider the following statements about R-S and J-K flip flops
A – J-K flip flops do not have the uncertainty associated with R-S flip flops for the R=S=1 state, in its J=K=1 state
B – If J is not equal to 1, the next output of the J-K flip-flop will be the same as the current state
C – When R=1 and S=0, the next output state of the R-S Flip flop will be made 0 irrespective of the current
output state
What statement is/are correct?
(1) Only A (3) Only C (5) All A, B and C
(2) Only B (4) Only A and C

23. Which of the following statement(s) is/are correct about device drivers?
A - They provide software interfaces for hardware
B - They provide hardware interfaces for software
C - They act as a translator between hardware devices and applications
(1) A Only (3) A, B Only (5) B, C Only
(2) B Only (4) A, C Only

24. In operating system, below are some properties of contiguous allocation used to allocate space for the files.
Which of the following is/are true?
A - File size is not needed to know at the time of creation
B - Extending file size is difficult
C - External fragmentation
D - Inside each block, a link is maintained to point to where the next block of the file is.
(1) A Only (3) B, C Only (5) A, B, C Only
(2) B Only (4) A, D Only

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 4

25. The block size of a disk is 4KB. A portion of its File Allocation Table (FAT) at a
particular time is shown below. The portion shown indicates the blocks of the
average.py file as well.

Notes:
(A) The last block of a file is indicated by -1.
(B) The directory entry of a file contains the block number of the first block of
the file.

Which of the following gives the directory entry for the average.py file and the disk space allocated for the
average.py file respectively?
(1) 200, 12KB (3) 200, 20KB (5) 203, 20KB
(2) 200, 16KB (4) 203, 16KB

26. The Operating System maintains a page table for each process. Moreover, to identify the entry of a virtual
page the virtual page number is used as the index. Which of the following is not inserted in the Page table
entries?
(1) Frame number (3) Page fault (5) Modified bit
(2) Valid and invalid bit (4) Referenced bit

27. Consider the following statements about Scheduling and select incorrect statement.
(1) Waiting time is how much time a process spends in the ready queue waiting its tum to get on the CPU.
(2) Long term scheduler is also known as job scheduler.
(3) Short term scheduler selects those processes which are ready to execute for dispatching.
(4) Response time is the time required for a particular process to complete, from submission time to
completion.
(5) Preemptive scheduling is used in real-time systems where the tasks are usually configured with different
priorities and time critical tasks are given higher priorities.

28. Select the correct statement regarding Memory Management in Operating System.
(1) An address generated by the CPU is known as a "Physical Address".
(2) A Logical address is also known as a Real address.
(3) Swapping is a process of swapping a process permanently into a secondary memory from the main
memory.
(4) Static loading is useful when a large amount of code is needed to handle it efficiently.
(5) Paged allocation divides the computer's primary memory into fixed-size units called frames, and the
program's virtual address space into pages of the same size.

29. In a register/memory type CPU, the instruction lengths are typically variable. This presents a problem when
the program is incremented during the Fetch-Decode-Execute cycle. What statement(s) is/are not true about
Program counter incrementing
(1) PC is incremented by the largest possible fixed value, irrespective of the variability of the instruction
(2) Increment value is known when the current instruction is decoded with the Instruction register
(3) Increment value is known when the current instruction has completed execution
(4) The binary loader overcomes the problem by positioning instruction at word boundaries so the PC can
be calculated
(5) PC incrementing method is implementation dependent

30. Which of the following is/are true about cache memory

(1) The L1 cache is manufactured using SRAM technology since it is fast and constant when powered on
(2) In modern computers, the L2 cache referred as the external cache.
(3) The L2 cache is manufactured using SRAM since it goes through many refresh cycles per second.
(4) When a memory request is generated, the request is first presented to the cache memory.
(5) We define a cache miss to be a reference to an item that is not resident in main memory.

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 5

LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH
INFORMATION COMMUNICATION TECHNOLOGY STRUCTURED ESSAY
MAESTRO LEARN WITH MAESTRO LEARNWITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN
Answer all the questions use working sheets provided.
WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO
LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH
1. Assume a simple paging system with 232 bytes of physical memory, 248 bytes of logical address space
and pages that are 220 bytes in size. Further assume that each page table entry contains 4 bits
indicating protection and validity of the entry.

i. How many bits are used for the frame number and how many for the frame offset?
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………
…………………………………………………………………………………………………………………………

ii. What is the total size of the page table in number of bits?
…………………………………………………………………………………………………………………………

…………………………………………………………………………………………………………………………

iii. By considering following figure A and figure B fill in the blanks or underline for relevant required
information of given in the table.

Figure A Figure B

1 Name of the allocation ………………………………………… ………………………………………

method

2 External fragmentation Yes/No Yes/No

occurs

3 Need to know the file size Yes/No Yes/No

at the time of creation

i. Sequential access iv. Sequential access

Best suited for ii. Direct access v. Direct access
4
(underline) iii. Both sequential and vi. Both sequential and
direct access direct access

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 6

 iv. Suppose that the following four processes arrive for execution at a processor at the times indicated.
Each process will run for the amount of time indicated.

Process Arrival Time Burst Time

P1 0 6
P2 1 3
P3 2 8
P4 3 4

Assume the above processes are being scheduled using Preemptive SJF algorithm and shown below

Find the average waiting time for the above scenario

…………….……………………………………………………………………………………………………………………………………………………..

……………………………………………………………………………………………………………………………………….……………………………

2. (a) Choose the suitable words to fill in the blanks from the list given below. Write down only the
appropriate numbers for the blanks
i. Memory that is not lost data and instructions when power is switched off …………………………..

ii. Protection of personal information in computer data bank from abuse is called data privacy

…………………………..

iii. It refers to the use of small and portable computing devices in wireless enabled networks that

provide wireless connection to a central main server …………………………..

iv. It is the attempt to acquire sensitive information such as usernames, passwords, and credit card

details for malicious reasons, by masquerading as a trustworthy entity in an electronic

communication …………………………..

v. ………………………….. contains frequently used instructions in the computer and is widely used to

improve computer’s performance

Cache memory, Volatile memory, non-volatile memory, mobile computing, Telecommuting,

Phishing, Data privacy

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 7

 (b) Following is a block diagram of a system having multiple input/output devices connected to
processor. Write down the correct choices from the list given for the labels A to H

Cache , Disk Controller , Graphic output , Interrupts , Main Memory , Memory I/O Bus , Network Controller ,
Output Controller

3. (a) The steps in the fetch execute cycle are as follows

i) The ……………P……………. is loaded with the memory address of the relevant instruction of the program

ii) The instruction is loaded into the instruction register

iii) The instruction present in the instruction register is decoded

iv) The …………………Q……….. of the CPU passes the decoded instruction as a sequence of control signals to

the relevant …………R…….. of the CPU

v) The ………S………. is changed to point to the next instruction

vi) Steps from step ii) are repeated

file, functional unit, instruction, memory, page, program counter, CPU, control unit, Register

P -…………………. R -………………….

Q -…………………. S -………………….

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 8

(b) Considering the paragraph given below, answer the following questions.

Recently introduced National Fuel pass system in Sri Lanka is an example on how ICT can be used to
overcome national challengers successfully. It is observed that for a given week, the maximum server
hardware resource utilization happens only for a short period. (eg: few hours) and the rest of the time
the system operates at a very low resource demand

i) One of the views on resource provision is to purchase computer hardware permanently considering
the maximum demand. What is the Disadvantage with this approach?

……………………………………………………………………………………………………………………………………………………………………

………………………………………….…………………………………………………………………………………………………………………………

ii) What is the alternative solution to overcome the disadvantage mentioned in (b) i) above, while
satisfying the maximum resource demand instances?

……………………………………………………………………………………………………………………………………………………………………

……………………………………………………………………………………………………………….……………………………………………………

iii) Explain how the National Fuel pass system can benefit from cloud computing in terms of scalability
and cost-efficiency.

……………………………………………………………………………………………………………………………………………………………………

……………………………………………………………………………………………………………….……………………………………………………

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 9

LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH
INFORMATION COMMUNICATION TECHNOLOGY ESSAY ( PART II )
MAESTRO LEARN WITH MAESTRO LEARNWITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN
Answer only Two questions. All Answers must be written using the worksheet provided
WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO
LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH MAESTRO LEARN WITH
1. (a) Two products are sold from a vending machine, which has two push buttons P1 and P2.

When a button is pressed, the price of the corresponding products is displayed in 7-segment
display.

• If no buttons are pressed,’0’ is displayed, signifying ‘Rs. 0’

• If only P1 is pressed, ‘5’ is displayed ,signifying ‘Rs.5’
• If only P2 is pressed, ‘2’is displayed, signifying ‘Rs.2’
• If both P1 and P2 are pressed, ’E’ is displayed, signifying ‘Error’

The names of the segments in the 7- segment display, and the glow of the display for ‘0’,’2’,’5’ and
‘E’ are shown below.

Consider
i. push button pressed /not pressed in equivalent to logic 1/0 respectively.
ii. A segment glowing /not glowing in the display is equivalent to logic 1/0 respectively.

1. Build a truth table for the above 7 segment display unit.

2. If the Segment A to G is considered as function of P1 and P2 then write down the Boolean
Expression for segment A,B,C,D,E,F,G
3. What is the minimum numbers of NOT gates and 2-input OR gates required to design the logic of
the diver for this 7-segment display?

2. (a) Consider a computer which runs with a bit addressable virtual memory, where a part of the page take
is given below. If the page size is 2KB

Page no Frame No Present/Absent

0000 00011 0
0001 00110 1
0010 00010 1
0011 00001 0
0100 00000 1
0101 00101 1
0110 00100 1
0111 01111 0

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 9

 i. Calculate the number of pages available in the virtual memory
ii. Calculate the number of frames available in a single page
iii. Calculate the capacity of the entire virtual memory
iv. Calculate the capacity of the entire main memory
v. Calculate the number of offsets in a single page
vi. Calculate the width of the page number
vii. Calculate the width of the offset address
viii. Calculate the width of the entire virtual memory address
ix. For the physical address of the virtual memory address 010110011101101110

(b) The central theme of modern OS is process. Process is a program in execution. Process can have
many states. Those states are shown below in the diagram.

(i) Choose the correct answer from the list to fit the blanks in the below diagram.

Short term Scheduler, scheduler dispatch, i/o or event wait, i/o or event completion, swapped out and
blocked, swapped out and waiting, Terminated, waiting, interrupt, Active, running

(ii) State 02 reasons for the arrow C in the above diagram

(iii) State 02 reason for the entire creation of the process

(iv) OS resolves every resource allocated, after the ending of process. List out the reasons for
process termination

(v) Process in ready state is changed to state B by arrow A. Which scheduler is responsible for the
above act

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 10

 03. (a) Assume that a memory image contains three frames which are initially empty

Now consider the following page reference string: 4,2,3,0,2,1,5

Draw the frames and the changes in their contents when the above string is referred and the first in,
first out (FIFO) page replacement scheme is used. Indicate the page faults too

(b) List the sequence of actions that take place when a CPU detects that a device controller has asserted
a signal on the CPU wire named the “interrupt request line”.

(c) Give one example how multi-threading can increase the responsiveness of an interactive application
on a multi-core computer

(d) Most OS allocate a page table for each process. What is the function of a page table

(e) Consider the following scenario. There are 3 segments in a program of sizes are referenced in logical
memory A0=100KB, A1=21KB, A2=365KB , A3=216KB

Assume that the main memory address ranges from 1 to 2000, among which of the following are the
available free slots: 100-400, 500-600 , 700-800, 900-1100, 1300-1500,1550-1600,1700-1800 and
1850-2000 Answer the followings:

(i) Provide diagrammatic representation of logical memory to physical memory.

Logical Memory Physical Memory

Segment Size Address Range Segment

….. Complete the table

(ii) Find out internal, external and total fragmentation

(iii) List the Segments of following physical addresses : 1011,564,93,2500

“If you find yourself suddenly understanding everything on this page, please remain calm and resist the urge to
dance on your desk. Save the celebration for after the exam!"

From Team Maestro

AL ICT 2025 |MAESTRO’S TERM EXAMINATION JULY 11