Scribd
Upload
7 views3 pages

Avpti - PD - Workshop

Einfochips is hosting a three-day workshop on Physical Design from January 20 to January 22, 2025, featuring various sessions on semiconductor opportunities, ASIC design flow, and hands-on activities. The workshop includes expert speakers from industry and academia, covering topics such as functional verification, DFT, and open-source EDA tools. The event will conclude with a panel discussion and a valedictory ceremony.

Uploaded by

sbbhatt2049
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as XLSX, PDF, TXT or read online on Scribd
7 views3 pages

Avpti - PD - Workshop

Einfochips is hosting a three-day workshop on Physical Design from January 20 to January 22, 2025, featuring various sessions on semiconductor opportunities, ASIC design flow, and hands-on activities. The workshop includes expert speakers from industry and academia, covering topics such as functional verification, DFT, and open-source EDA tools. The event will conclude with a panel discussion and a valedictory ceremony.

Uploaded by

sbbhatt2049
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as XLSX, PDF, TXT or read online on Scribd
You are on page 1/ 3

einfochips An Arrow Company

Three DAYS WORKSHOP ON PHYSICAL DESIGN


Date Time
10:00 AM to 10:30 AM
10:30 AM to 12:00 PM
20/01/2025 12:00PM to 01:00 PM
01:00 PM to 02:00 PM
02:00 PM to 03:00 PM
03:00 PM to 04:00 PM

10:00 AM to 10:30 AM
10:30 AM to 12:00 PM
12:00PM to 01:00 PM
21/01/2025
01:00 PM to 02:00 PM
02:00 PM to 03:00 PM
03:00 PM to 04:00 PM

10:00 AM to 10:30 AM
10:30 AM to 12:00 PM
12:00PM to 01:00 PM
01:00 PM to 02:00 PM

22/01/2025
02:00 PM to 03:00 PM

03:00 PM to 04:00 PM
einfochips An Arrow Company
Three DAYS WORKSHOP ON PHYSICAL DESIGN
Topics
Welcome and Introduction
Keynote Address in Semiconductor opportunity and challangeses
ASIC Design Flow
LUNCH
Functional Verification
Hands-on Sesison

Overview of ATMP and Manufacturing


DFT topics : MBIST and Scan
ATPG and simulation
LUNCH
Scan Insertion : Hands-on
ATPG and simulation : Hands-on

Key-Insight of PD Topics
Physical Design Verification
Open Source EDA Tools
LUNCH

Panel Discussion and QA Session

Validectory Ceremony
Expert

Mr. Marmik Bhatt (Montech


Technology Rajkot)
Dr. Jignesh Patoliya

Dr. Jignesh Patoliya


Dr. Jignesh Patoliya

Mr. Jay Gorasiya


Mr. Jay Gorasiya
Mr. Dhaval Ficahdia

Mr. Dhaval Ficahdia


Mr. Dhaval Ficahdia

Dr. Dipesh Panchal


Dr. Dipesh Panchal
Dr. Jayesh Munjani

Industry Expert and Academia


(Mr. Sunil Bhatt, Mr. Sameer
Bhatt, Mr. Marmik Bhatt, Prof.
C D Parmar, Prof. Parvez Faruki,
Prof. Jignesh Joshi)

You might also like