HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers

August 2013

HCPL0600, HCPL0601, HCPL0611,

HCPL0637, HCPL0638, HCPL0639
High Speed-10 MBit/s Logic Gate Optocouplers
Single Channel: HCPL0600, HCPL0601, HCPL0611
Dual Channel: HCPL0637, HCPL0638, HCPL0639
Features Description
Compact SO8 package The HCPL06XX optocouplers consist of an AlGaAS
Very high speed-10 MBit/s LED, optically coupled to a very high speed integrated
Superior CMR photo-detector logic gate with a strobable output (single
channel devices). The devices are housed in a compact
Logic gate output
small-outline package. This output features an open col-
Strobable output (single channel devices) lector, thereby permitting wired OR outputs. The
Wired OR-open collector HCPL0600, HCPL0601 and HCPL0611 output consists
U.L. recognized (File # E90700) of bipolar transistors on a bipolar process while the
IEC60747-5-2 approved (VDE option) HCPL0637, HCPL0638, and HCPL0639 output consists
of bipolar transistors on a CMOS process for reduced
HCPL0600, HCPL0601, HCPL0611 only
power consumption. The coupled parameters are guar-
anteed over the temperature range of -40C to +85C.
Applications An internal noise shield provides superior common
Ground loop elimination mode rejection.
LSTTL to TTL, LSTTL or 5-volt CMOS
Line receiver, data transmission
Data multiplexing
Switching power supplies
Pulse transformer replacement
Computer-peripheral interface

Package Dimensions

0.164 (4.16)
0.144 (3.66)
SEATING PLANE

Pin 1
0.202 (5.13)
0.182 (4.63)

0.019 (0.48)

0.143 (3.63) 0.010 (0.25)

0.123 (3.13) 0.006 (0.16)

0.244 (6.19)
0.008 (0.20)
0.224 (5.69)
0.021 (0.53) 0.003 (0.08)
0.011 (0.28) 0.050 (1.27)
TYP

Lead Coplanarity : 0.004 (0.10) MAX

Note:
All dimensions are in inches (millimeters)
2006 Fairchild Semiconductor Corporation www.fairchildsemi.com
HCPL06XX Rev. 1.0.9
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
N/C 1 8 VCC + 1 8 VCC

V
F1

+ 2 7 VE _ 2 7 V01

V
F

_ _
3 6 VO 3 6 V02

VF2

N/C 4 5 GND + 4 5 GND

Single-channel circuit drawing Dual-channel circuit drawing

(HCPL0600, HCPL0601 and HCPL0611) (HCPL0637, HCPL0638 and HCPL0639)

Truth Table (Positive Logic)

Input Enable Output
H H L
L H H
H L H
L L H
H* NC* L*
L* NC* H*

*Dual channel devices or single channel devices with pin 7 not connected.
A 0.1F bypass capacitor must be connected between pins 8 and 5. (See note 1)

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 2
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Absolute Maximum Ratings (No derating required up to 85C)
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.

Symbol Parameter Value Units

TSTG Storage Temperature -40 to +125 C
TOPR Operating Temperature -40 to +85 C
EMITTER
IF DC/Average Forward Input Current Single Channel 50 mA
(each channel) Dual Channel
VE Enable Input Voltage Single Channel 5.5 V
Not to exceed VCC by more than 500mV
VR Reverse Input Voltage (each channel) 5.0 V
PI Power Dissipation Single Channel 45 mW
Dual Channel
DETECTOR
VCC Supply Voltage 7.0 V
(1 minute max)
IO Output Current (each channel) Single Channel 50 mA
Dual Channel 15
VO Output Voltage (each channel) 7.0 V
PO Collector Output Power Dissipation Single Channel 85 mW
Dual Channel 85

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.

Symbol Parameter Min. Max. Units

IFL Input Current, Low Level 0 250 A
IFH Input Current, High Level *6.3 15 mA
VCC Supply Voltage, Output 4.5 5.5 V
VEL Enable Voltage, Low Level Single Channel only 0 0.8 V
VEH Enable Voltage, High Level Single Channel only 2.0 VCC V
TA Operating Temperature -40 +85 C
N Fan Out (TTL load) Single Channel 8 TTL Loads
Dual Channel 5
RL Output Pull-up 330 4K

*6.3mA is a guard banded value which allows for at least 20% CTR degradation. Initial input current threshold value is
5.0mA or less

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 3
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Electrical Characteristics (TA = -40C to +85C unless otherwise specified.)
Individual Component Characteristics
Symbol Parameter Test Conditions Min. Typ.* Max. Unit
EMITTER
VF Input Forward Voltage IF = 10mA 1.8 V
TA = 25C 1.75
BVR Input Reverse Breakdown Voltage IR = 10A 5.0 V
VF/TA Input Diode Temperature Coefficient IF = 10mA -1.5 mV/C
DETECTOR
ICCH High Level Supply Current IF = 0mA, VE = 0.5 V Single Channel 10 mA
VCC = 5.5V Dual Channel 15
ICCL Low Level Supply Current IF = 10mA, VE = 0.5 V Single Channel 13 mA
VCC = 5.5V Dual Channel 21
IEL Low Level Enable Current VCC = 5.5V, VE = 0.5V Single Channel -1.6 mA
IEH High Level Enable Current VCC = 5.5V, VE = 2.0V Single Channel -1.6 mA
VEH High Level Enable Voltage VCC = 5.5V, IF = 10mA Single Channel 2.0 V
VEL Low Level Enable Voltage VCC = 5.5V, IF = 10mA(2) Single Channel 0.8 V

Switching Characteristics (TA = -40C to +85C, VCC = 5 V, IF = 7.5 mA unless otherwise specified.)
Symbol AC Characteristics Test Conditions Device Min. Typ. Max. Unit
TPLH Propagation Delay Time RL = 350, CL = 15pF(3) TA = 25C All 20 75 ns
to Output High Level (Fig. 20) 100
TPHL Propagation Delay Time RL = 350, CL = 15pF(4) TA = 25C All 25 75 ns
to Output Low Level (Fig. 20) 100
|TPHL-TPLH| Pulse Width Distortion RL = 350, CL = 15pF (Fig. 20) All 35 ns
tr Output Rise Time (10-90%) RL = 350, CL = 15pF(5) (Fig. 20) Single Ch 50 ns
Dual Ch 17
tf Output Fall Time (90-10%) RL = 350, CL = 15pF(6) (Fig. 20) Single Ch 12 ns
Dual Ch 5
tELH Enable Propagation Delay IF = 7.5mA, VEH = 3.5V, RL = 350, HCPL0600 20 ns
Time to Output High Level CL = 15pF(7) (Fig. 21) HCPL0601
HCPL0611
tEHL Enable Propagation Delay IF = 7.5mA, VEH = 3.5V, RL = 350, HCPL0600 20 ns
Time to Output Low Level CL = 15 pF(8) (Fig. 21) HCPL0601
HCPL0611
|CMH| Common Mode RL = 350, TA =25C, |VCM| = 10V HCPL0600 5,000 V/s
Transient Immunity IF = 0mA, HCPL0637
(at Output High Level) VOH (Min.) = 2.0 V(9) |VCM| = 50V HCPL0601 10,000
(Fig. 22, 23) HCPL0638
|VCM| = 1,000V HCPL0611 15,000
HCPL0639 25,000
|CML| Common Mode RL = 350, TA =25C, |VCM| = 10V HCPL0600 5,000 V/s
Transient Immunity IF = 7.5mA, HCPL0637
(at Output Low Level) VOL (Max.) = 0.8 V(10)
|VCM| = 50V HCPL0601 10,000
(Fig. 22, 23) HCPL0638
|VCM| = 1,000V HCPL0611 15,000
HCPL0639 25,000

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 4
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Transfer Characteristics (TA = -40C to +85C unless otherwise specified.)
Symbol DC Characteristics Test Conditions Min. Typ.* Max. Unit
IOH High Level Output Current VCC = 5.5V, VO = 5.5 V, IF = 250A, 100 A
VE = 2.0V(2)
VOL Low Level Output Voltage VCC = 5.5V, IF = 5mA, VE = 2.0V, 0.6 V
IOL = 13mA(2)
IFT Input Threshold Current VCC = 5.5V, VO = 0.6V, VE = 2.0V, 5 mA
IOL = 13mA

Isolation Characteristics (TA = -40C to +85C unless otherwise specified.)

Symbol Characteristics Test Conditions Min. Typ.* Max. Unit
II-O Input-Output Relative humidity = 45%, 1.0* A
Insulation Leakage Current TA = 25C, t = 5s,
VI-O = 3000 VDC(11)
VISO Withstand Insulation Test Voltage RH < 50%, TA = 25C, 3750 VRMS
II-O 2A, t = 1 min.(11)
RI-O Resistance (Input to Output) VI-O = 500V(11) 1012
CI-O Capacitance (Input to Output) f= 1MHz(11) 0.6 pF
*All typical values are at VCC = 5 V, TA = 25C

Notes:
1. The VCC supply to each optoisolator must be bypassed by a 0.1F capacitor or larger. This can be either a ceramic
or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible
to the package VCC and GND pins of each device.
2. Enable Input No pull up resistor required as the device has an internal pull up resistor.
3. tPLH Propagation delay is measured from the 3.75mA level on the HIGH to LOW transition of the input current
pulse to the 1.5V level on the LOW to HIGH transition of the output voltage pulse.
4. tPHL Propagation delay is measured from the 3.75mA level on the LOW to HIGH transition of the input current
pulse to the 1.5V level on the HIGH to LOW transition of the output voltage pulse.
5. tr Rise time is measured from the 90% to the 10% levels on the LOW to HIGH transition of the output pulse.
6. tf Fall time is measured from the 10% to the 90% levels on the HIGH to LOW transition of the output pulse.
7. tELH Enable input propagation delay is measured from the 1.5V level on the HIGH to LOW transition of the input
voltage pulse to the 1.5V level on the LOW to HIGH transition of the output voltage pulse.
8. tEHL Enable input propagation delay is measured from the 1.5V level on the LOW to HIGH transition of the input
voltage pulse to the 1.5V level on the HIGH to LOW transition of the output voltage pulse.
9. CMH The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the high
state (i.e., VOUT > 2.0V). Measured in volts per microsecond (V/s).
10. CML The maximum tolerable rate of fall of the common mode voltage to ensure the output will remain in the low
output state (i.e., VOUT < 0.8V). Measured in volts per microsecond (V/s).
11. Device considered a two-terminal device: Pins 1, 2, 3 and 4 shorted together, and Pins 5, 6, 7 and 8 shorted
together.

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 5
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Typical Performance Curves (HCPL0600, HCPL0601 and HCPL0611 only)

Fig. 1 Forward Current vs. Input Forward Voltage Fig. 2 Output Voltage vs. Forward Current
100 6
TA = 25C
VCC = 5V
5
IF FORWARD CURRENT (mA)

10

Vo OUTPUT VOLTAGE (V)

TA = 85C
4
TA = 70C TA = -40C
1
RL = 350
TA = 25C
3
TA = 0C
0.1 RL = 1k
2

0.01
1

0.001 0
0.9 1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 0 1 2 3 4 5

VF FORWARD VOLTAGE (V) IF FORWARD INPUT CURRENT (mA)

Fig. 3 Input Threshold Current vs. Temperature Fig. 4 High Level Output Current vs. Temperature
5 IOH HIGH LEVEL OUTPUT CURRENT (A) 16
ITH INPUT THRESHOLD CURRENT (mA)

VCC = 5V
VO = 0.6V 14

4
12

10
3

RL = 350 8

2 6
RL = 1K
4
1
2 VO = VCC = 5.5V
VE = 2V
IF = 250A
0
0
-40 -20 0 20 40 60 80 100
-40 -20 0 20 40 60 80 100
TA TEMPERATURE (C) TA TEMPERATURE (C)

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 6
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Typical Performance Curves (HCPL0600, HCPL0601 and HCPL0611 only)

Fig. 5 Low Level Output Voltage vs. Temperature Fig. 6 Low Level Output Current vs. Temperature
0.8 60
V = 5.5V V = 5V

IOL LOW LEVEL OUTPUT CURRENT (mA)

CC CC
VOL LOW LEVEL OUTPUT VOLTAGE (V)

VE = 2V VE = 2V
0.7 55
IF = 5mA VOL = 0.6V

0.6 50

IF = 10-15mA
0.5 45
IO = 12.8mA
0.4 IO = 16mA 40
IF = 5mA

0.3 35

IO = 6.4mA
0.2 30
IO = 9.6mA

0.1 25

0.0 20
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100

TA TEMPERATURE (C) TA TEMPERATURE (C)

Fig. 7 Propagation Delay vs. Temperature Fig. 8 Propagation Delay vs. Pulse Input Current
100 90
V = 5V V = 5V
CC CC
IF = 7.5mA TA = 25C
90
80
TP PROPAGATION DELAY (ns)
TP PROPAGATION DELAY (ns)

80 tPLH
70
RL = 1k
70 tPLH
RL = 1k 60
tPLH
60
tPLH RL = 350
50
RL = 350
50

tPHL 40
40 tPHL
RL = 350 & 1k
RL = 350 & 1k

30 30

20 20
-40 -20 0 20 40 60 80 100 5 7 9 11 13 15

TA TEMPERATURE (C) IF PULSE INPUT CURRENT (mA)

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 7
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Typical Performance Curves (HCPL0600, HCPL0601 and HCPL0611 only)

Fig. 9 Typical Enable Propagation Delay vs. Temparature Fig. 10 Typical Rise and Fall Time vs. Temperature
90 240
V = 5V V = 5V
CC CC
tE ENABLE PROPAGATION DELAY (ns)

80 VEH = 3V IF = 7.5mA
VEL = 0V 200
70 IF = 7.5mA
tELH tr
RL = 1k RL = 1k

tf FALL TIME (ns)

60 160

50
tELH 120
RL = 350
40

30 80
tr
tEHL RL = 350
20 RL = 350 & 1k
40
tf
10
RL = 350 & 1k

0 0
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100

TA TEMPERATURE (C) TA TEMPERATURE (C)

Fig. 11 Typical Pulse Width Distortion vs. Temperature

40
V = 5V
CC
PWD PULSE WIDTH DISTORTION (ns)

IF = 7.5mA
35

30

25
RL = 1k
20

15

10
RL = 350
5

0
-40 -20 0 20 40 60 80 100

TA TEMPERATURE (C)

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 8
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Typical Performance Curves (HCPL0637, HCPL0638 and HCPL0639 only)
Fig. 12 Input Forward Current vs. Forward Voltage Fig. 13 Input Threshold Current vs. Ambient Temperature
100 2.5
VCC = 5.5V

ITH INPUT THRESHOLD CURRENT (mA)

VO = 0.6V
IF FORWARD CURRENT (mA)

10 2.0

TA = 100C
RL = 350
1 1.5

TA = 85C TA = -40C

0.1 1.0
RL = 1k
TA = 0C

TA = 25C RL = 4k
0.01 0.5

0.001 0.0
0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 -40 -20 0 20 40 60 80 100
VF FORWARD VOLTAGE (V) TA AMBIENT TEMPERATURE (C)

Fig. 14 High Level Output Current vs. Fig. 15 Low Level Output Current vs.
Ambient Temperature Ambient Temperature
20 40
VO = VCC = 5.5V IOL LOW LEVEL OUTPUT CURRENT (mA)
V = 5.5V
IOH HIGH LEVEL OUTPUT CURRENT (nA)

VE = 2V (Single Channel Only) CC

VE = 2V (Single Channel Only)
IF = 250 A 35
16 VOL = 0.6V
IF = 5 15mA

30
12

25

8
20

4
15

0 10
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100
TA AMBIENT TEMPERATURE (C) TA AMBIENT TEMPERATURE (C)

Fig. 16 Low Level Output Voltage vs. Fig. 17 Pulse Width Distortion vs.
Ambient Temperature Ambient Temperature
0.6 70
V = 5V
V = 5.5V CC
PWD PULSE WIDTH DISTORTION (ns)
VOL LOW LEVEL OUTPUT VOLTAGE (V)

CC
IF = 7.5mA
VE = 2V (Single Channel Only) 60
0.5
IF = 5mA

50 RL = 4k
0.4
IO = 12.8mA IO = 16mA
40
0.3
30

0.2
IO = 6.4mA IO = 9.6mA 20
RL = 1k

0.1 RL = 350
10

0.0 0
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100

TA AMBIENT TEMPERATURE (C) TA AMBIENT TEMPERATURE (C)

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 9
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Typical Performance Curves (HCPL0637, HCPL0638 and HCPL0639 only)
Fig. 18 Propagation Delay vs. Fig. 19 Rise and Fall Times vs.
Ambient Temperature Ambient Temperature
120 350 7
V = 5V V = 5V
CC CC
IF = 7.5mA IF = 7.5mA
300 6
100
TP PROPAGATION DELAY (ns)

tr RL = 4k
250 5

tf FALL TIME (ns)

tr RISE TIME (ns)
80
tPLH
tPLH
RL = 4k 200 4
RL = 1k
60
150 3
tf RL = 350, 1k, 4k
40 tPLH
100 2
tPHL RL = 350
tr RL = 1k
RL = 350, 1k, 4k
20
50 1
tr RL = 350

0 0 0
-40 -20 0 20 40 60 80 100 -40 -20 0 20 40 60 80 100

TA AMBIENT TEMPERATURE (C) TA AMBIENT TEMPERATURE (C)

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 10
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Pulse Gen. Pulse Gen. I F = 7.5 mA
+5V
tf = tr = 5 ns ZO = 50
ZO = 50 tf = tr = 5 ns
Dual Channel +5 V Input I F = 3.75 mA
IF (I F)
1 VCC 8 1 VCC 8
t PHL tPLH
Input RL Output VO
.1f Output
2 7 RL Monitoring 2 7 Monitoring
Bypass (VO )
Node Node 1.5 V
Input 0.1F
Output
Monitor 3 6 3 6 Bypass
(VO)
(IF) CL RM CL* 90%
4 GND 5
Output
47 4 5
GND (VO )
10%

tf tr

Test Circuit for HCPL0600, Test Circuit for HCPL0637,

HCPL0601 and HCPL0611 HCPL0638 and HCPL0639

Fig. 20 Test Circuit and Waveforms for tPLH, tPHL, tr and tf.

Pulse
Generator Input
tr = 5ns Monitor
Z O = 50 (V E)

+5V

3.0 V
VCC Input
(VE ) 1.5 V
1 8
t EHL t ELH
7.5 mA
Output
2 7 .1f
RL
(VO )
bypass 1.5 V
Output
3 6 (VO )
CL

4 5
GND

Fig. 21 Test Circuit tEHL and tELH.

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 11
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
VCC
1 8 +5V

IF
A 2 7 0.1f 350
bypass
B
Output
VFF 3 6 (VO)

4 5
GND

VCM

Pulse Gen

Test Circuit for HCPL0600, HCPL0601, and HCPL0611

Peak

VCM
0V

5V CM H
Switching Pos. (A), IF = 0
VO
VO (Min)

VO (Max)

Switching Pos. (B), IF = 7.5 mA

VO
0.5 V CM L

Fig. 22 Test Circuit Common Mode Transient Immunity

(HCPL0600, HCPL0601 and HCPL0611)

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 12
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
IF

Dual Channel
B
1 VCC 8 +3.3V
A
RL Output VO
2 7 Monitoring
VFF Node
0.1F
3 6 Bypass

GND
4 5

VCM
+
Pulse
Generator
ZO = 50
Test Circuit for HCPL0637, HCPL0638 and HCPL0639

VCM
0V

Peak

3.3V CM H
Switching Pos. (A), IF = 0
VO
VO (Min)

VO (Max)

Switching Pos. (B), IF = 7.5 mA

VO
0.5 V CM L

Fig. 23 Test Circuit Common Mode Transient Immunity

(HCPL0637, HCPL0638 and HCPL0639)

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 13
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
8-Pin Small Outline

0.024 (0.61)

0.060 (1.52)

0.275 (6.99)
0.155 (3.94)

0.050 (1.27)

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 14
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Ordering Information
Option Order Entry Identifier Description
No Suffix HCPL0600 Shipped in tubes (50 units per tube)
V* HCPL0600V IEC60747-5-2 approval
R2 HCPL0600R2 Tape and Reel (2500 units per reel)
R2V* HCPL0600R2V IEC60747-5-2 approval, Tape and Reel (2500 units per reel)

*Available for HCPL0600, HCPL0601, HCPL0611 only.

Marking Information
1

600 2

6
V X YY S

3 4 5

Definitions
1 Fairchild logo
2 Device number
3 VDE mark indicates IEC60747-5-2 approval
(Note: Only appears on parts ordered with VDE option
See order entry table)
4 One digit year code, e.g., 3
5 Two digit work week ranging from 01 to 53
6 Assembly package code

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 15
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Carrier Tape Specifications
8.0 0.10
3.50 0.20
2.0 0.05 1.5 MIN
0.30 MAX 4.0 0.10 1.75 0.10

5.5 0.05

8.3 0.10 12.0 0.3

5.20 0.20

0.1 MAX 6.40 0.20 1.5 0.1/-0

User Direction of Feed

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 16
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers
Reflow Profile
Max. Ramp-up Rate = 3C/S
TP Max. Ramp-down Rate = 6C/S
260
240 tP
TL
220
200 Tsmax
tL
Temperature (C)

180 Preheat Area

160
Tsmin
140
ts
120
100
80
60
40
20
0
120 240 360
Time 25C to Peak
Time (seconds)

Profile Freature Pb-Free Assembly Profile

Temperature Min. (Tsmin) 150C
Temperature Max. (Tsmax) 200C
Time (tS) from (Tsmin to Tsmax) 60120 seconds
Ramp-up Rate (tL to tP) 3C/second max.
Liquidous Temperature (TL) 217C
Time (tL) Maintained Above (TL) 60150 seconds
Peak Body Package Temperature 260C +0C / 5C
Time (tP) within 5C of 260C 30 seconds
Ramp-down Rate (TP to TL) 6C/second max.
Time 25C to Peak Temperature 8 minutes max.

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 17
 HCPL06XX High Speed-10 MBit/s Logic Gate Optocouplers

2006 Fairchild Semiconductor Corporation www.fairchildsemi.com

HCPL06XX Rev. 1.0.9 18