0% found this document useful (0 votes)
66 views9 pages

Circuito Latch SR - 2

This document is a laboratory report on managing SR latches with NOR gates. It was created by Marco Antonio Castro, José Alejandro de la Cruz, and Jorge Oñate for their electronics and automation systems technology course at the Universidad Autónoma de Occidente in Cali, Colombia in 2018. The report includes schematics and photos of the circuit built on a breadboard, which uses NOR gates and LEDs to demonstrate the behavior of the SR latch circuit.

Uploaded by

Marco
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
66 views9 pages

Circuito Latch SR - 2

This document is a laboratory report on managing SR latches with NOR gates. It was created by Marco Antonio Castro, José Alejandro de la Cruz, and Jorge Oñate for their electronics and automation systems technology course at the Universidad Autónoma de Occidente in Cali, Colombia in 2018. The report includes schematics and photos of the circuit built on a breadboard, which uses NOR gates and LEDs to demonstrate the behavior of the SR latch circuit.

Uploaded by

Marco
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 9

MANEJO DE LATCH SR

CON COMPUERTAS NOR

MARCO ANTONIO CASTRO


JOSÉ ALEJANDRO DE LA CRUZ
JORGE OÑATE

UNIVERSIDAD AUTÓNOMA DE OCCIDENTE


UAOTEC
TECNOLOGÍA EN SISTEMAS ELECTRONICOS Y AUTOMATIZACIÓN
CALI
2018
MANEJO DE LATCH SR
CON COMPUERTAS NOR

MARCO ANTONIO CASTRO


JOSÉ ALEJANDRO DE LA CRUZ
JORGE OÑATE

INFORME DE LABORATORIO

Profesor
FREDDY ENRIQUE JARAMILLO TABARES

UNIVERSIDAD AUTÓNOMA DE OCCIDENTE


UAOTEC
TECNOLOGÍA EN SISTEMAS ELECTRONICOS Y AUTOMATIZACIÓN
CALI
2018
3
Absolute Maximum Ratings(Note 1)
Note 1: The “Absolute Maximum Ratings” are those values beyond which
DM74LS02
Supply Voltage 7V the safety of the device cannot be guaranteed. The device should not be

operated at these limits. The parametric values defined in the Electrical


Input Voltage 7V
Characteristics tables are not guaranteed at the absolute maximum ratings.

Operating Free Air Temperature Range 0 C to 70 C The “Recommended Operating Conditions” table will define the conditions for actual
device operation.

Storage Temperature Range 65 C to 150 C

Recommended Operating Conditions


Symbol Parameter Min Nom Max Units VCC
Supply Voltage 4.75 5 5.25 V VIH HIGH Level
Input Voltage 2 V

VIL LOW Level Input Voltage Typ0.8 V IOH


HIGH Level Output Current
Symbol Parameter Conditions 0.4 Min mA IOL
(Note 2) Max LOW
Units
VI Input Clamp Voltage VCC Min, II 18 mA 1.5 V
Level Output Current 8 mA TA Free Air
VOH HIGH Level VCC Min, IOH Max,
Operating Temperature 0 70 C
VIL Max
Output Voltage 2.7 3.4 V
VOL LOW Level VCC Min, IOL Max,
Electrical Characteristics VIH Min
Output Voltage 0.35 0.5
IOL 4 mA, VCC Min 0.25 0.4 V
over recommended operating free air temperature range (unless otherwise noted)
II Input Current @ Max Input Voltage VCC Max, VI 7V 0.1 mA
IIH HIGH Level Input Current VCC Max, VI 2.7V 20 A
IIL LOW Level Input Current VCC Max, VI 0.4V 0.40 mA
IOS Short Circuit Output Current VCC Max (Note 3) 20 100 mA
ICCH Supply Current with Outputs HIGH VCC Max 1.6 3.2 mA
ICCL Supply Current with Outputs LOW VCC Max 2.8 5.4 mA
Note 2: All typicals are at VCC 5V, T A 25 C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics
at VCC 5V and TA 25 C

RL 2k

Symbol Parameter CL 15 pF CL 50 pF Units

Min Max Min Max

tPLH Propagation Delay Time

13 18 ns

LOW-to-HIGH Level Output

tPHL Propagation Delay Time

10 15 ns

HIGH-to-LOW Level Output

www.fairchildsemi.com 2

4
Physical Dimensions inches (millimeters) unless otherwise noted

DM74LS02
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow

Package Number M14A

5
DM74LS02
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package Number M14D

6
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DM74LS02 Quad 2-Input NOR Gate


14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Package Number N14A

7
CIRCUITO LATCH SR = COMPUERTA NOR

ESQUEMÁTICO

8
CIRCUITO LATCH SR = COMPUERTA NOR

MONTAJE EN PROTOBOARD

Se realiza el montaje de los dos circuitos solicitados por el docente, en los

cuales el primer montaje, que es el ubicado a la izquierda de la protoboard,

sirvió de complemento para la ejecución del segundo, ya que al “mandar” un

uno el sistema funciona conmutando las salidas con los pulsadores y cuando

el circuito “manda” un cero los pulsadores no conmutan.

En la segunda opción de circuito se usan integrados con compuertas NOT y

compuertas OR, junto a los LEDS para verificar el comportamiento del

circuito

You might also like