Semester Projects of BS AI.
-
Updated
Nov 12, 2025 - Python
Semester Projects of BS AI.
This repository contains all the materials, lab manuals & lab reports of CSE 205/206 - Digital Logic Design
WHACK A MOLE - DLD is based on proteus v-8. With 30-0 countdown timer and up/down score counter.
Complete CSE260 course materials and assignment for BRAC University students.
Quine-McCluskey Minimization Technique (Tabular-Method) Digital Logic Design
🚗 A Car Parking Simulator made in LogicWorks 5 as a final project for the course "Digital Logic Design (EE227)"
This repository contain basic verilog codes which include the implementation of DLD (digital logic desgin ) circuits.
Welcome to the "VHDL_Coding_Designs" repository, your gateway to the world of VHDL (VHSIC Hardware Description Language) and digital design. This is the space where hardware meets innovation, and digital concepts come to life. 🌐
Digital logic design is a field of electrical engineering and computer science that focuses on designing and implementing digital circuits or systems using logic gates and other digital components.
Few Verilog Programs I had wrote for EC-220 Computer System Architecture
It contains the VHDL coding of basic combinational and sequential circuits as well as top level design including Datapath and Controller
🎓💻University of Tehran Digital Logic Design Course Projects - Fall 2020
🎓💻University of Tehran Digital Logic Design Lab Course Projects - Spring 2021
Add a description, image, and links to the dld topic page so that developers can more easily learn about it.
To associate your repository with the dld topic, visit your repo's landing page and select "manage topics."