#

hdl

Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.

Here are 230 public repositories matching this topic...

adibis / DDR2_Controller

DDR2 memory controller written in Verilog

ddr verilog hdl verilog-project

Updated Feb 28, 2012
Verilog

adibis / Interrupt_Controller

An 8 input interrupt controller written in Verilog.

verilog hdl verilog-components verilog-project

Updated Mar 22, 2012
Verilog

jadelsbach / pdp1

PDP1 implementaton in Verilog

verilog hdl pdp pdp-1

Updated Jul 30, 2015
Verilog

rossmacarthur / verilog-utilities

Various utilities for HDL applications

fpga verilog debounce uart hdl vga seven-segment

Updated Oct 24, 2016
Verilog

jadelsbach / nova1

Data General NOVA in Verilog

verilog hdl

Updated Dec 29, 2016
Verilog

iDoka / GOST-R34.12-2015

Verilog HDL implementation of the GOST R34.12-2015 — a fresh Russian government standard symmetric key block cipher.

asic crypto fpga cipher rtl verilog xilinx altera grasshopper hdl kuznyechik ip-core gost-r34-12-2015 rfc7801 s-box

Updated Feb 14, 2017
Verilog

oddball / genMem

vhdl systemverilog hdl

Updated Mar 23, 2017
Verilog

IzyaSoft / EasyHDLLib

A coocbook of HDL (primarily Verilog) modules

fpga verilog altera fifo hdl verilog-hdl xilinx-fpga frequencies frequency-analysis verilog-components verilog-library verilog-snippets clock-divider

Updated Apr 24, 2017
Verilog

VenkatKS / VeriSnek

A snake game written in verilog that includes VGA and PS2 capabilities. Designed for the Basys3 board.

game-logic snake-game verilog hdl ps2-keyboard vga-driver

Updated May 20, 2017
Verilog

artalukd / verilog_snippets

Code for Computer Architecture Lab

verilog computer-architecture hdl

Updated Dec 4, 2017
Verilog

Dayof / OAC172

OAC (Organization and Architecture of Computers) laboratories.

fpga mips assembly verilog mars altera hdl unb oac quartus

Updated Dec 4, 2017
Verilog

bruce311 / CSGO-fpga-Edition

FPGA Verilog HDL design project (DE1-SoC)

fpga counter-strike verilog de1-soc hdl

Updated Jan 19, 2018
Verilog

JoshuaEbenezer / verilog-hdl

Smorgasbord of HDL codes

verilog hdl digital-circuits

Updated Feb 11, 2018
Verilog

nmarcopo / alteraMetronome

A metronome created with an Altera DE2-115 board and the hardware description language Verilog.

fpga altera hdl

Updated Jul 4, 2018
Verilog

nmarcopo / alteraLaser

A variant on the classic "Breakout" video game, but the ball cuts through the bricks - like a laser!

fpga altera hdl

Updated Jul 7, 2018
Verilog

aneels3 / AES-128

Single pipeline AES 128 bit encryption using S-box as Look up table.

cryptography aes projects aes-encryption hdl

Updated Jul 13, 2018
Verilog

asrdav / CS226_Verilog-and-Logisim

Switching Theory's Lab(CS226) containing Logisim and Verilog assignments

circuits switching verilog hdl logisim

Updated Jul 28, 2018
Verilog

prateek22sri / Blinking-leds

blinking led and simple pulse wave modulation on Pynq-Z1 board

verilog vivado hdl pynq-z1

Updated Sep 16, 2018
Verilog

prateek22sri / Glowing-led

Implementation of Pulse Wave Modulation in verilog on Pynq-Z1 board (Zynq 7020 chip)

verilog vivado pwm hdl pynq-z1

Updated Sep 16, 2018
Verilog

matt-alencar / fpga-uart-tx-rx

Basic UART TX/RX module for FPGA

fpga verilog uart hdl uart-protocol soft-core uart-interface

Updated Oct 18, 2018
Verilog

Followers: 492 followers
Website: github.com/topics/verilog
Wikipedia: Wikipedia