logic-design

Here are 5 public repositories matching this topic...

Design of mips pipeline microprocessor architecture using system verilog

A collection of digital logic circuits

SystemVerilog examples for a digital design course

fpga verilog systemverilog digital-design logic-design

An implementation of the MaxNet network in Verilog, designed as a TA for the CAD course at the University of Tehran (Fall 2023)

fpga synthesis logic-design maxnet-network

Learning digital logic design and design verification using SystemVerilog.

Add a description, image, and links to the logic-design topic page so that developers can more easily learn about it.

To associate your repository with the logic-design topic, visit your repo's landing page and select "manage topics."