Implementation of MIPS Processor Modules Using Verilog
-
Updated
May 11, 2021 - Verilog
#
soft-core
Here are 9 public repositories matching this topic...
Trying to implement a soft core SoC
-
Updated
Apr 6, 2019 - Verilog
🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guidelines! A RISC-V CPU design guideline.
computer-science cpu fpga processor riscv verilog computer-architecture hdl soc verilog-hdl risc-v soft-core rv32i system-on-chip riscv32 dhrystone rv32 processor-design basic-rv32s risc-v-learn
-
Updated
Oct 12, 2025 - Verilog
Basic UART TX/RX module for FPGA
-
Updated
Oct 18, 2018 - Verilog
A small, light weight, RISC CPU soft core
-
Updated
Aug 9, 2025 - Verilog
Improve this page
Add a description, image, and links to the soft-core topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the soft-core topic, visit your repo's landing page and select "manage topics."