adam-maj / tiny-gpu
A minimal GPU design in Verilog to learn how GPUs work from the ground up
See what the GitHub community is most excited about this month.
A minimal GPU design in Verilog to learn how GPUs work from the ground up
OpenTitan: Open source silicon root of trust
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Simple single-port AXI memory interface
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
Common SystemVerilog components
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
[UNRELEASED] FP div/sqrt unit for transprecision
VeeR EL2 Core
RISC-V Debug Support for our PULP RISC-V Cores
Official repository of the AWS EC2 FPGA Hardware and Software Development Kit