Trending
See what the GitHub community is most excited about this month.
Spoken Language: Any
Language: Verilog
Date range: This month
chili-chips-ba / wireguard-fpga
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
The-OpenROAD-Project / OpenROAD-flow-scripts
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
YosysHQ / picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
The-OpenROAD-Project / OpenROAD
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
alexforencich / verilog-ethernet
Verilog Ethernet components for FPGA implementation
siliconcompiler / lambdalib
Hardware abstraction library