{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T14:18:40Z","timestamp":1648563520475},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180604","type":"journal-article","created":{"date-parts":[[2018,7,25]],"date-time":"2018-07-25T22:33:56Z","timestamp":1532558036000},"page":"20180604-20180604","source":"Crossref","is-referenced-by-count":3,"title":["A dual-output hardening design of inverter chain for P-hit single-event transient pulse elimination"],"prefix":"10.1587","volume":"15","author":[{"given":"Changyong","family":"Liu","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Zhiting","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Ziyang","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Qiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Xuan","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Junning","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC & System, Department of Microelectronics, Fudan University"}]},{"given":"Xiangdong","family":"Hu","sequence":"additional","affiliation":[{"name":"Shanghai High Performance Integrated Circuit Design Center"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Glorieux, <i>et al.<\/i>: \u201cDetailed SET measurement and characterization of a 65 nm bulk technology,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 81 (DOI: 10.1109\/TNS.2016.2637935).","DOI":"10.1109\/TNS.2016.2637935"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] R. C. Baumann: \u201cSoft errors in advanced semiconductor devices-part I: The three radiation sources,\u201d IEEE Trans. Device Mater. Rel. <b>1<\/b> (2001) 17 (DOI: 10.1109\/7298.946456).","DOI":"10.1109\/7298.946456"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] P. E. Dodd, <i>et al.<\/i>: \u201cCurrent and future challenges in radiation effects on CMOS electronics,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 1747 (DOI: 10.1109\/TNS.2010.2042613).","DOI":"10.1109\/TNS.2010.2042613"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Chen, <i>et al.<\/i>: \u201cNovel layout technique for single-event transient mitigation using dummy transistor,\u201d IEEE Trans. Device Mater. Rel. <b>13<\/b> (2013) 177 (DOI: 10.1109\/TDMR.2012.2227261).","DOI":"10.1109\/TDMR.2012.2227261"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. P. Baze, <i>et al.<\/i>: \u201cA digital CMOS design technique for SEU hardening,\u201d IEEE Trans. Nucl. Sci. <b>47<\/b> (2000) 2603 (DOI: 10.1109\/23.903815).","DOI":"10.1109\/23.903815"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. P. Rodbell, <i>et al.<\/i>: \u201c32 and 45 nm radiation-hardened-by-design (RHBD) SOI latches,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 2702 (DOI: 10.1109\/TNS.2011.2171715).","DOI":"10.1109\/TNS.2011.2171715"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Jagannathan, <i>et al.<\/i>: \u201cIndependent measurement of SET pulse widths from N-hits and P-hits in 65-nm CMOS,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 3386 (DOI: 10.1109\/TNS.2010.2076836).","DOI":"10.1109\/TNS.2010.2076836"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. Chen, <i>et al.<\/i>: \u201cSimulation study of the layout technique for P-hit single-event transient mitigation via the source isolation,\u201d IEEE Trans. Device Mater. Rel. <b>12<\/b> (2012) 501 (DOI: 10.1109\/TDMR.2012.2191971).","DOI":"10.1109\/TDMR.2012.2191971"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] O. A. Amusan, <i>et al.<\/i>: \u201cDesign techniques to reduce SET pulse widths in deep-submicron combinational logic,\u201d IEEE Trans. Nucl. Sci. <b>54<\/b> (2007) 2060 (DOI: 10.1109\/TNS.2007.907754).","DOI":"10.1109\/TNS.2007.907754"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] O. A. Amusan, <i>et al.<\/i>: \u201cCharge collection and charge sharing in a 130 nm CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>53<\/b> (2006) 3253 (DOI: 10.1109\/TNS.2006.884788).","DOI":"10.1109\/TNS.2006.884788"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] M. J. Gadlage, <i>et al.<\/i>: \u201cSingle-event transient measurements in NMOS and PMOS transistors in a 65-nm bulk CMOS technology at elevated temperatures,\u201d IEEE Trans. Device Mater. Rel. <b>11<\/b> (2011) 179 (DOI: 10.1109\/TDMR.2010.2102354).","DOI":"10.1109\/TDMR.2010.2102354"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] N. M. Atkinson, <i>et al.<\/i>: \u201cLayout technique for single-event transient mitigation via pulse quenching,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 885 (DOI: 10.1109\/TNS.2010.2097278).","DOI":"10.1109\/TNS.2010.2097278"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] P. Huang, <i>et al.<\/i>: \u201cThe separation measurement of P-hit and N-hit charge sharing with an \u201cS-Like\u201d; Inverter chains test structure,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 1029 (DOI: 10.1109\/TNS.2017.2677904).","DOI":"10.1109\/TNS.2017.2677904"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] C. Peng, <i>et al.<\/i>: \u201cA radiation harden enhanced Quatro (RHEQ) SRAM cell,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170784 (DOI: 10.1587\/elex.14.20170784).","DOI":"10.1587\/elex.14.20170784"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Z. E. Fleetwood, <i>et al.<\/i>: \u201cUsing TCAD modeling to compare heavy-ion and laser-induced single event transients in SiGe HBTs,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 398 (DOI: 10.1109\/TNS.2016.2637322).","DOI":"10.1109\/TNS.2016.2637322"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] J. Chen, <i>et al.<\/i>: \u201cRadiation hardened by design techniques to reduce single event transient pulse width based on the physical mechanism,\u201d Microelectron. Reliab. <b>52<\/b> (2012) 1227 (DOI: 10.1016\/j.microrel.2011.12.002).","DOI":"10.1016\/j.microrel.2011.12.002"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] T. Roy, <i>et al.<\/i>: \u201cSingle event mechanisms in 90 nm triple-well CMOS devices,\u201d IEEE Trans. Nucl. Sci. <b>55<\/b> (2008) 2948 (DOI: 10.1109\/TNS.2008.2005831).","DOI":"10.1109\/TNS.2008.2005831"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] J. R. Ahlbin, <i>et al.<\/i>: \u201cSingle-event transient pulse quenching in advanced CMOS logic circuits,\u201d IEEE Trans. Nucl. Sci. <b>56<\/b> (2009) 3050 (DOI: 10.1109\/TNS.2009.2033689).","DOI":"10.1109\/TNS.2009.2033689"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] B. Narasimham, <i>et al.<\/i>: \u201cQuantifying the effect of guard rings and guard drains in mitigating charge collection and charge spread,\u201d IEEE Trans. Nucl. Sci. <b>55<\/b> (2008) 3456 (DOI: 10.1109\/TNS.2008.2007119).","DOI":"10.1109\/TNS.2008.2007119"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/15\/15_15.20180604\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,8,11]],"date-time":"2018-08-11T04:20:28Z","timestamp":1533961228000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/15\/15_15.20180604\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":19,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180604","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}