{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:40:44Z","timestamp":1761324044635,"version":"3.41.0"},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160082","type":"journal-article","created":{"date-parts":[[2016,3,17]],"date-time":"2016-03-17T22:04:47Z","timestamp":1458252287000},"page":"20160082-20160082","source":"Crossref","is-referenced-by-count":6,"title":["MSP based thermal-aware mapping approach for 3D Network-on-Chip under performance constraints"],"prefix":"10.1587","volume":"13","author":[{"given":"Gui","family":"Feng","sequence":"first","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Fen","family":"Ge","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Ning","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Lei","family":"Zhou","sequence":"additional","affiliation":[{"name":"College of Information Engineering, Yangzhou University"}]},{"given":"Jing","family":"Liu","sequence":"additional","affiliation":[{"name":"Nanjing Research Institute of Electronics Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Borkar: ACM\/IEEE Design Automation Conference (DAC) (2011) 214.","DOI":"10.1145\/2024724.2024774"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Puttaswamy and G. H. Loh: High-Performance 3D-Integrated Processors, Proc. of HPCA (2007) 193. DOI:10.1109\/HPCA.2007.346197","DOI":"10.1109\/HPCA.2007.346197"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C. Addo-Quaye: Proc. IEEE International SOC Conference (2005) 25. DOI:10.1109\/SOCC.2005.1554447","DOI":"10.1109\/SOCC.2005.1554447"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. K. Hamedani, S. Hessabi, H. Sarbazi-Azad and N. E. Jerger: 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP) (2012). DOI:10.1109\/PDP.2012.68","DOI":"10.1109\/PDP.2012.68"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K. Manna, V. Choubey, S. Chattopadhyay and I. Sengupta: Proc. of the IEEE International Conference on Parallel, Distributed and Grid Computing (2014). DOI:10.1109\/PDGC.2014.7030755","DOI":"10.1109\/PDGC.2014.7030755"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] G. Feng, F. Ge, S. Yu and N. Wu: Proc. of the IEEE 10th International Conference on ASIC (2013). DOI:10.1109\/ASICON.2013.6811834","DOI":"10.1109\/ASICON.2013.6811834"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] C. C. N. Chu and D. F. Wong: IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>17<\/b> (1998) 1166. DOI:10.1109\/43.736189","DOI":"10.1109\/43.736189"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] R. P. Dick, D. L. Rhodes and W. Wolf: Proc. of International Workshop on Hardware\/Software Codesign (1988). DOI:10.1109\/HSC.1998.666245","DOI":"10.1109\/HSC.1998.666245"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] A. B. Kahng, B. Li, L. S. Peh and K. Samadi: IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 191. DOI:10.1109\/TVLSI.2010.2091686","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"10","unstructured":"[10] L. Jain: NIRGAM Manual. A Simulator for NoC Interconnect Routing and Application Modeling (2007)."},{"key":"11","unstructured":"[11] HotSpot 5.01, Thermal Modeling Tool for Integrated Circuits. http:\/\/lava.cs.virginia.edu\/hotspot\/"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/7\/13_13.20160082\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T20:48:29Z","timestamp":1748810909000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/7\/13_13.20160082\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":11,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160082","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2016]]}}}