{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:35:45Z","timestamp":1743064545450,"version":"3.40.3"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030532727"},{"type":"electronic","value":"9783030532734"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-53273-4_11","type":"book-chapter","created":{"date-parts":[[2020,7,22]],"date-time":"2020-07-22T09:07:29Z","timestamp":1595408849000},"page":"235-255","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Offset-Compensation Systems for Multi-Gbit\/s Optical Receivers"],"prefix":"10.1007","author":[{"given":"L\u00e1szl\u00f3","family":"Szil\u00e1gyi","sequence":"first","affiliation":[]},{"given":"Jan","family":"Pliva","sequence":"additional","affiliation":[]},{"given":"Ronny","family":"Henker","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,7,22]]},"reference":[{"issue":"6","key":"11_CR1","doi-asserted-by":"publisher","first-page":"361","DOI":"10.1109\/JSTQE.2016.2574567","volume":"22","author":"Q Pan","year":"2016","unstructured":"Pan, Q., Wang, Y., Lu, Y., Yue, C.P.: An 18-Gb\/s fully integrated optical receiver with adaptive cascaded equalizer. IEEE J. Sel. Top. Quantum Electron. 22(6), 361\u2013369 (2016)","journal-title":"IEEE J. Sel. Top. Quantum Electron."},{"issue":"12","key":"11_CR2","doi-asserted-by":"publisher","first-page":"3120","DOI":"10.1109\/JSSC.2015.2478837","volume":"50","author":"A Rylyakov","year":"2015","unstructured":"Rylyakov, A., et al.: A 25 Gb\/s burst-mode receiver for low latency photonic switch networks. IEEE J. Solid-State Circuits 50(12), 3120\u20133132 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"11_CR3","doi-asserted-by":"publisher","first-page":"2924","DOI":"10.1109\/JLT.2015.2494060","volume":"34","author":"S Saeedi","year":"2016","unstructured":"Saeedi, S., Menezo, S., Pares, G., Emami, A.: A 25 Gb\/s 3D-integrated CMOS\/silicon-photonic receiver for low-power high-sensitivity optical communication. J. Lightwave Technol. 34(12), 2924\u20132933 (2016)","journal-title":"J. Lightwave Technol."},{"issue":"9","key":"11_CR4","doi-asserted-by":"publisher","first-page":"2422","DOI":"10.1109\/JSSC.2017.2717918","volume":"52","author":"G Belfiore","year":"2017","unstructured":"Belfiore, G., Khafaji, M., Henker, R., Ellinger, F.: A 50 Gb\/s 190 mW asymmetric 3-Tap FFE VCSEL driver. IEEE J. Solid-State Circuits 52(9), 2422\u20132429 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"11_CR5","doi-asserted-by":"publisher","first-page":"2686","DOI":"10.1109\/JSSC.2018.2849390","volume":"53","author":"MM Khafaji","year":"2018","unstructured":"Khafaji, M.M., Belfiore, G., Pliva, J., Henker, R., Ellinger, F.: A $$4\\times 45$$ Gb\/s two-tap FFE VCSEL driver in 14-nm FinFET CMOS suitable for burst mode operation. IEEE J. Solid-State Circuits 53(9), 2686\u20132695 (2018)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Goswami, S., Silver, J., Copani, T., Chen, W., Barnaby, H.J., Vermeire, B., Kiaei, S.: A 14\u00a0mW 5Gb\/s CMOS TIA with gain-reuse regulated cascode compensation for parallel optical interconnects. In: Proceedings of the IEEE International Solid-State Circuits Conference - Digest of Technical Papers, pp. 100\u2013101, 101a, February 2009","DOI":"10.1109\/ISSCC.2009.4977327"},{"key":"11_CR7","unstructured":"Szilagyi, L.: Transceiver Front-ends for high-speed short-range optical communications integrated in complementary-metal-oxide-semiconductor technologies, Ph.D. thesis (2018)"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Szil\u00e1gyi, L., Belfiore, G., Henker, R., Ellinger, F.: Area-efficient offset compensation and common-mode control circuit with switched-capacitor technique in an 18 Gbps optical receiver in 80 nm CMOS. In: IEEE 2015 Optical Interconnects Conference (OI), pp. 58\u201359. IEEE (2015)","DOI":"10.1109\/OIC.2015.7115685"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Szilagyi, L., Schoeniger, D., Henker, R., Ellinger, F.: Optical receiver amplifier with adaptive power and bandwidth for up to 30 Gbit\/s in 28 nm CMOS. In: 2016 11th European Microwave Integrated Circuits Conference (EuMIC), pp. 105\u2013108. IEEE (2016)","DOI":"10.1109\/EuMIC.2016.7777501"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Honda, K., Katsurai, H., Nada, M., Nogawa, M., Nosaka, H.: A 56-Gb\/s transimpedance amplifier in 0.13-$$\\upmu $$m SiGe BiCMOS for an optical receiver with $$-$$18.8-dBm input sensitivity. In: Proceedings of the IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), pp. 1\u20134, October 2016","DOI":"10.1109\/CSICS.2016.7751018"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"Li, D., et al.: A 25 Gb\/s 3D-integrated silicon photonics receiver in 65 nm CMOS and PIC25G for 100GbE optical links. In: Proceedings of the IEEE International Symposium Circuits and Systems (ISCAS), pp. 2334\u20132337, May 2016","DOI":"10.1109\/ISCAS.2016.7539052"},{"issue":"1","key":"11_CR12","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1109\/JSSC.2008.2007439","volume":"44","author":"CL Schow","year":"2009","unstructured":"Schow, C.L., et al.: Low-power 16 x 10 Gb\/s bi-directional single chip CMOS optical transceivers operating at $$\\ll $$5 mW\/Gb\/s\/link. IEEE J. Solid-State Circuits 44(1), 301\u2013313 (2009)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"11_CR13","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1109\/JSSC.2008.920330","volume":"43","author":"S Palermo","year":"2008","unstructured":"Palermo, S., Emami-Neyestanak, A., Horowitz, M.: A 90 nm CMOS 16 Gb\/s transceiver for optical interconnects. IEEE J. Solid-State Circuits 43(5), 1235\u20131246 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"8","key":"11_CR14","doi-asserted-by":"publisher","first-page":"1667","DOI":"10.1017\/S1759078717000472","volume":"9","author":"L Szilagyi","year":"2017","unstructured":"Szilagyi, L., Belfiore, G., Henker, R., Ellinger, F.: 20\u201325 Gbit\/s low-power inductorless single-chip optical receiver and transmitter frontend in 28 nm digital CMOS. Int. J. Microw. Wirel. Technol. 9(8), 1667\u20131677 (2017)","journal-title":"Int. J. Microw. Wirel. Technol."},{"issue":"3","key":"11_CR15","doi-asserted-by":"publisher","first-page":"845","DOI":"10.1109\/JSSC.2018.2885531","volume":"54","author":"L Szilagyi","year":"2019","unstructured":"Szilagyi, L., Pliva, J., Henker, R., Schoeniger, D., Turkiewicz, J.P., Ellinger, F.: A 53-Gbit\/s optical receiver frontend with 0.65 pJ\/bit in 28-nm bulk-CMOS. IEEE J. Solid-State Circuits 54(3), 845\u2013855 (2019)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Szilagyi, L., Pliva, J., Henker, R., Ellinger, F.: A mixed-signal offset-compensation system for multi-Gbit\/s optical receiver frontends. In: Proceedings of the IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC), pp. 46\u201351, October 2019","DOI":"10.1109\/VLSI-SoC.2019.8920361"},{"key":"11_CR17","volume-title":"Design of Integrated Circuits for Optical Communications","author":"B Razavi","year":"2012","unstructured":"Razavi, B.: Design of Integrated Circuits for Optical Communications. Wiley, Hoboken (2012)"},{"key":"11_CR18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3464-1","volume-title":"CMOS Receiver Front-ends for Gigabit Short-range Optical Communications","author":"F Aznar","year":"2012","unstructured":"Aznar, F., Pueyo, S.C., L\u00f3pez, B.C.: CMOS Receiver Front-ends for Gigabit Short-range Optical Communications. Springer, Heidelberg (2012). https:\/\/doi.org\/10.1007\/978-1-4614-3464-1"},{"issue":"12","key":"11_CR19","doi-asserted-by":"publisher","first-page":"2138","DOI":"10.1109\/JSSC.2003.818567","volume":"38","author":"S Galal","year":"2003","unstructured":"Galal, S., Razavi, B.: 10-Gb\/s limiting amplifier and laser\/modulator driver in 0.18-$$\\upmu $$m CMOS technology. IEEE J. Solid-State Circuits 38(12), 2138\u20132146 (2003)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"11_CR20","doi-asserted-by":"crossref","unstructured":"Pliva, J., et al.: Design of a custom standard-cell library for mixed-signal applications in 28 nm CMOS. In: 2017 IEEE International Workshop of Electronics, Control, Measurement, Signals and their Application to Mechatronics (ECMSM), pp. 1\u20136. IEEE (2017)","DOI":"10.1109\/ECMSM.2017.7945867"},{"issue":"1","key":"11_CR21","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/LPT.2017.2771952","volume":"30","author":"M Khafaji","year":"2018","unstructured":"Khafaji, M., Pliva, J., Henker, R., Ellinger, F.: A 42-Gb\/s VCSEL driver suitable for burst mode operation in 14-nm bulk CMOS. IEEE Photonics Technol. Lett. 30(1), 23\u201326 (2018)","journal-title":"IEEE Photonics Technol. Lett."},{"key":"11_CR22","doi-asserted-by":"crossref","unstructured":"Pliva, J., Khafaji, M., Szilagyi, L., Henker, R., Ellinger, F.: Opto-electrical analog front-end with rapid power-on and 0.82 pJ\/bit for 28 Gb\/s in 14 nm FinFET CMOS. In: Proceedings of the 30th IEEE International System-on-Chip Conference (SOCC), pp. 253\u2013257, September 2017","DOI":"10.1109\/SOCC.2017.8226052"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: New Technology Enabler"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-53273-4_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T00:04:35Z","timestamp":1721606675000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-53273-4_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030532727","9783030532734"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-53273-4_11","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"22 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cusco","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Peru","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsi-soc.pe\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}