{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T14:51:28Z","timestamp":1673448688467},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2011,4,9]],"date-time":"2011-04-09T00:00:00Z","timestamp":1302307200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Comput Sci Res Dev"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1007\/s00450-011-0166-0","type":"journal-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T13:10:46Z","timestamp":1302268246000},"page":"307-315","source":"Crossref","is-referenced-by-count":8,"title":["Ultra low latency market data feed on IBM PowerENTM"],"prefix":"10.1007","volume":"26","author":[{"given":"Davide","family":"Pasetto","sequence":"first","affiliation":[]},{"given":"Karol","family":"Lynch","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Tucker","sequence":"additional","affiliation":[]},{"given":"Brendan","family":"Maguire","sequence":"additional","affiliation":[]},{"given":"Fabrizio","family":"Petrini","sequence":"additional","affiliation":[]},{"given":"Hubertus","family":"Franke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,4,9]]},"reference":[{"key":"166_CR1","unstructured":"FAST for OPRA. URL http:\/\/www.opradata.com\/"},{"issue":"3\u20134","key":"166_CR2","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1007\/s00450-009-0093-5","volume":"23","author":"V Agarwal","year":"2009","unstructured":"Agarwal V, Bader DA, Dan L, Liu LK, Pasetto D, Perrone M, Petrini F (2009) Faster fast: multicore acceleration of streaming financial data. Comput Sci Res Dev 23(3\u20134):249\u2013257","journal-title":"Comput Sci Res Dev"},{"key":"166_CR3","unstructured":"Bho: Integrated virtual Ethernet adapter technical overview and introduction. IBM Redbooks (2007)"},{"key":"166_CR4","unstructured":"Exergy: URL http:\/\/www.exegy.com\/"},{"key":"166_CR5","unstructured":"Exergy STAC-M1: URL http:\/\/www.stacresearch.com\/"},{"key":"166_CR6","unstructured":"Flume Data Inc: URL http:\/\/www.flumedata.com\/"},{"key":"166_CR7","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1201\/b10249","volume-title":"Attaining high performance communications: a vertical approach","author":"A Gavrilovska","year":"2009","unstructured":"Gavrilovska A (2009) In: Attaining high performance communications: a vertical approach, 1st edn, chap 13. Chapman & Hall, London, pp 305\u2013327","edition":"1"},{"key":"166_CR8","doi-asserted-by":"crossref","unstructured":"Franke H, Xenidis J, Bass B, Basso C, Woodward S, Brown JD, Johnson CL (2010) Introduction to the wirespeed architecture and processor. IBM J Res Develop 54(1)","DOI":"10.1147\/JRD.2009.2036980"},{"key":"166_CR9","unstructured":"InRush STAC-M1: URL http:\/\/www.stacresearch.com\/"},{"key":"166_CR10","first-page":"104","volume-title":"Proceedings of the IEEE int solid-state circuits conf","author":"C Johnson","year":"2010","unstructured":"Johnson C, Allen DH, Brown J, Vanderwiel S, Hoover R, Achilles H, Cher CY, May GA, Franke H, Xenedis J, Basso C (2010) A wire-speed PowerTM processor: 2.3 GHz 45 nm SOI with 16 cores and 64 threads. In: Proceedings of the IEEE int solid-state circuits conf, pp 104\u2013105"},{"key":"166_CR11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/INFOCOM.2006.204","volume-title":"Proceedings of the IEEE INFOCOM","author":"J Lunteren van","year":"2006","unstructured":"van Lunteren J (2006) High-performance pattern-matching for intrusion detection. In: Proceedings of the IEEE INFOCOM, pp 1\u201313"},{"key":"166_CR12","doi-asserted-by":"crossref","first-page":"841","DOI":"10.1109\/TSE.2004.105","volume":"30","author":"AK Mok","year":"2004","unstructured":"Mok AK, Konana P, Liu G, Lee CG, Woo H (2004) Specifying timing constraints and composite events: an application in the design of electronic brokerages. IEEE Trans Softw Eng 30:841\u2013858","journal-title":"IEEE Trans Softw Eng"},{"key":"166_CR13","first-page":"83","volume-title":"High-performance interconnects, symposium on Fpga accelerated low-latency market data feed processing","author":"GW Morris","year":"2009","unstructured":"Morris GW, Thomas DB, Luk W (2009) In: High-performance interconnects, symposium on Fpga accelerated low-latency market data feed processing, pp 83\u201389. http:\/\/doi.ieeecomputersociety.org\/10.1109\/HOTI.2009.17"},{"key":"166_CR14","unstructured":"NYSE L5673: URL http:\/\/www.nyxdata.com\/"},{"key":"166_CR15","doi-asserted-by":"crossref","first-page":"1525","DOI":"10.14778\/1920841.1921029","volume":"3","author":"M Sadoghi","year":"2010","unstructured":"Sadoghi M, Labrecque M, Singh H, Shum W, Jacobsen HA (2010) Efficient event processing through reconfigurable hardware for algorithmic trading. Proc VLDB Endow 3:1525\u20131528","journal-title":"Proc VLDB Endow"},{"key":"166_CR16","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1145\/1827418.1827467","volume-title":"Proceedings of the fourth ACM international conference on distributed event-based systems, DEBS \u201910","author":"S Schneidert","year":"2010","unstructured":"Schneidert S, Andrade H, Gedik B, Wu KL, Nikolopoulos DS (2010) Evaluation of streaming aggregation on parallel hardware architectures. In: Proceedings of the fourth ACM international conference on distributed event-based systems, DEBS \u201910. ACM, New York, pp 248\u2013257"},{"issue":"1","key":"166_CR17","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/L-CA.2010.4","volume":"9","author":"H Subramoni","year":"2010","unstructured":"Subramoni H, Petrini F, Agarwal V, Pasetto D (2010) Intra-socket and inter-socket communication in multi-core systems. Comput Archit Lett 9(1):13\u201316","journal-title":"Comput Archit Lett"},{"key":"166_CR18","first-page":"7:1","volume-title":"Proceedings of the 2nd workshop on high performance computational finance, WHPCF \u201909","author":"XJ Zhang","year":"2009","unstructured":"Zhang XJ, Andrade H, Gedik B, King R, Morar J, Nathan S, Park Y, Pavuluri R, Pring E, Schnier R, Selo P, Spicer M, Uhlig V, Venkatramani C (2009) Implementing a high-volu low-latency market data processing system on commodity hardware using ibm middleware. In: Proceedings of the 2nd workshop on high performance computational finance, WHPCF \u201909. ACM, New York, pp\u00a07:1\u20137:8"}],"container-title":["Computer Science - Research and Development"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00450-011-0166-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00450-011-0166-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00450-011-0166-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,9]],"date-time":"2019-06-09T17:26:50Z","timestamp":1560101210000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00450-011-0166-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4,9]]},"references-count":18,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2011,6]]}},"alternative-id":["166"],"URL":"https:\/\/doi.org\/10.1007\/s00450-011-0166-0","relation":{},"ISSN":["1865-2034","1865-2042"],"issn-type":[{"value":"1865-2034","type":"print"},{"value":"1865-2042","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,4,9]]}}}