{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T13:32:21Z","timestamp":1648733541786},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,3,8]],"date-time":"2013-03-08T00:00:00Z","timestamp":1362700800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1007\/s10836-013-5357-0","type":"journal-article","created":{"date-parts":[[2013,3,7]],"date-time":"2013-03-07T02:30:06Z","timestamp":1362623406000},"page":"275-288","source":"Crossref","is-referenced-by-count":2,"title":["A Simulated Annealing Inspired Test Optimization Method for Enhanced Detection of Highly Critical Faults and Defects"],"prefix":"10.1007","volume":"29","author":[{"given":"Yiwen","family":"Shi","sequence":"first","affiliation":[]},{"given":"Jennifer","family":"Dworak","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,3,8]]},"reference":[{"key":"5357_CR1","doi-asserted-by":"crossref","unstructured":"Biswas A, Racunas P, Cheveresan R, Emer J, Mukherjee SS, Rangan R (2005) Computing architectural vulnerability factors for address-based structures. Proc. 32nd international symposium on computer architecture, 4\u20138 June 2005, pp 532\u2013543","DOI":"10.1145\/1080695.1070014"},{"key":"5357_CR2","doi-asserted-by":"crossref","unstructured":"Breuer MA (2004) Intelligible test techniques to support error tolerance. 13th Asian test symposium, 2004, pp 386\u2013393","DOI":"10.1109\/ATS.2004.51"},{"key":"5357_CR3","doi-asserted-by":"crossref","unstructured":"Breuer MA, Gupta S, Mak TM (2004) Defect and error tolerance in the presence of massive numbers of defects. IEEE design and test of computers, May\u2013Jun 2004, pp 216\u2013227","DOI":"10.1109\/MDT.2004.8"},{"key":"5357_CR4","unstructured":"Butler KM, Mercer MR (1991) Quantifying: Non-target defect detection by target fault test sets. In: Europe test symposium, 1991"},{"key":"5357_CR5","unstructured":"Chong IS, Ortega A (2005) Hardware testing for error tolerant multimedia compression based on linear transforms. 20th IEEE international symposium on defect and fault tolerance in VLSI systems, 3\u20135 Oct 2005, pp 523\u2013531"},{"key":"5357_CR6","doi-asserted-by":"crossref","unstructured":"Chung H, Ortega A (2005) Analysis and testing for error tolerant motion estimation. 20th IEEE international symposium on defect and fault tolerance in VLSI systems, 3\u20135 Oct 2005, pp 514\u2013522","DOI":"10.1109\/DFTVS.2005.19"},{"key":"5357_CR7","unstructured":"Dworak J (2007) Which defects are most critical? Optimizing test sets to minimize failures due to test escapes. Proc. IEEE international test conference, 23\u201325 Oct 2007, pp 1\u201310"},{"key":"5357_CR8","doi-asserted-by":"crossref","unstructured":"Dworak J, Dorsey D, Wang A, Mercer MR (2004) Excitation, observation, and ELF-MD: optimization criteria for high quality test sets. Proc. 22nd IEEE VLSI test symposium, 25\u201329 Apr 2004, pp 9\u201315","DOI":"10.1109\/VTEST.2004.1299219"},{"issue":"No. 1","key":"5357_CR9","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/54.902820","volume":"18","author":"J Dworak","year":"2001","unstructured":"Dworak J, Wicker JD, Lee S, Grimaila MR, Butler KM, Stewart B, Wang L-C, Mercer MR (2001) Defect-oriented testing and defective-part-level prediction. IEEE Des Test Comput 18(No. 1):31\u201341","journal-title":"IEEE Des Test Comput"},{"key":"5357_CR10","unstructured":"Grimaila MR, Lee S, Dworak J, Butler KM, Stewart F, Balachandran H, Houchins B, Mathur V, Park J, Wang L-C, Mercer MR (1999) REDO\u2014Random Excitation and Deterministic Observation\u2014first commercial experiment. Proc. 17th VLSI test symposium, 25\u201329 Apr 1999, pp 268\u2013274"},{"key":"5357_CR11","doi-asserted-by":"crossref","unstructured":"Hsieh T-Y, Lee K-J, Breuer MA (2006) An error-oriented test methodology to improve yield with error-tolerance. Proc. 24th VLSI test symposium, 30 Apr\u20134 May 2006, pp 130\u2013135","DOI":"10.1109\/VTS.2006.18"},{"issue":"1","key":"5357_CR12","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/TR.2008.916875","volume":"57","author":"T-Y Hsieh","year":"2008","unstructured":"Hsieh T-Y, Lee K-J, Breuer MA (2008) An error rate based test methodology to support error-tolerance. IEEE Trans Reliab 57(1):204\u2013214","journal-title":"IEEE Trans Reliab"},{"key":"5357_CR13","unstructured":"Huang I-D, Gupta SK (2007) On generating vectors that invoke high circuit delays \u2013 delay testing and dynamic timing analysis. 16th Asian test symposium, 8\u201311 Oct 2007, pp 485\u2013492"},{"key":"5357_CR14","doi-asserted-by":"crossref","unstructured":"Jiang Z, Gupta SK (2002) An ATPG for threshold testing: Obtaining acceptable yield in future processes. Proc. international test conference, 7\u201310 Oct 2002, pp 824\u2013833","DOI":"10.1109\/TEST.2002.1041836"},{"issue":"No.12","key":"5357_CR15","doi-asserted-by":"crossref","first-page":"1883","DOI":"10.1109\/TCAD.2009.2032375","volume":"28","author":"Z Jiang","year":"2009","unstructured":"Jiang Z, Gupta SK (2009) Threshold testing: improving yield for nanoscale VLSI. IEEE Trans Comput Aided Des Integr Circ Syst 28(No.12):1883\u20131895","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"5357_CR16","unstructured":"Kapur R, Park J, Mercer MR (1992) All tests for A fault are not equally valuable for defect detection. Proc. international test conference, 20\u201324 Sep 1992, pp 762\u2013769"},{"key":"5357_CR17","unstructured":"Lee K-J, Hsieh T-Y, Breuer MA (2005) A novel test methodology based on error-rate to support error tolerance. Proc. international test conference, 8 Nov 2005, pp 1136\u20131144"},{"key":"5357_CR18","unstructured":"Ma SC, Franco P, McCluskey EJ (1995) An experimental chip to evaluate test techniques experiment results. Proc. international test conference, 21\u201325 Oct 1995, pp 663\u2013672"},{"issue":"No. 6","key":"5357_CR19","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/MM.2003.1261389","volume":"23","author":"S Mukherjee","year":"2003","unstructured":"Mukherjee S, Weaver CT, Emer J, Reinhardt SK (2003) Measuring architectural vulnerability factors. IEEE Micro 23(No. 6):70\u201375","journal-title":"IEEE Micro"},{"key":"5357_CR20","doi-asserted-by":"crossref","unstructured":"Nowroth D, Polian I, Becker B (2008) A study of cognitive resilience in a JPEG compressor. IEEE international conference on dependable systems and networks with FTCS and DCC, 24\u201327 June 2008, pp 32\u201341","DOI":"10.1109\/DSN.2008.4630068"},{"issue":"5","key":"5357_CR21","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1109\/TC.2007.1017","volume":"56","author":"Z Pan","year":"2007","unstructured":"Pan Z, Breuer MA (2007) Estimating error rate in defective logic using signature analysis. IEEE Trans Comput 56(5):650\u2013661","journal-title":"IEEE Trans Comput"},{"key":"5357_CR22","doi-asserted-by":"crossref","unstructured":"Polian I, Nowroth D, Becker B (2007) Identification of critical errors in imaging applications. 13th IEEE international on-line testing symposium, 8\u201311 July 2007, pp 201\u2013202","DOI":"10.1109\/IOLTS.2007.38"},{"issue":"3","key":"5357_CR23","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1049\/ip-cdt:20040141","volume":"151","author":"I Polian","year":"2004","unstructured":"Polian I, Pomeranz I, Reddy SM, Becker B (2004) Exact computation of maximally dominating faults and its application to n-detection tests for full-scan circuits. Proc IEE Comput Digit Tech 151(3):235\u2013244","journal-title":"Proc IEE Comput Digit Tech"},{"key":"5357_CR24","unstructured":"Pomeranz I, Reddy S (2001) On the use of fault dominance in n-detection test generation. Proc. 19th IEEE VLSI test symposium, 29 Apr\u20133 May 2001, pp 352\u2013357"},{"key":"5357_CR25","doi-asserted-by":"crossref","unstructured":"Rearick J (2001) Too much delay fault coverage is a bad thing. Proc. international test conference, 30 Oct\u20131 Nov 2001, pp 624\u2013633","DOI":"10.1109\/TEST.2001.966682"},{"key":"5357_CR26","doi-asserted-by":"crossref","unstructured":"Shahidi S, Gupta SK (2006) Estimating error rate during self-test via one\u2019s counting. IEEE international test conference, Oct 2006, pp 1\u20139","DOI":"10.1109\/TEST.2006.297636"},{"key":"5357_CR27","doi-asserted-by":"crossref","unstructured":"Shahidi S, Gupta SK (2008) Multi-vector tests: A path to perfect error-rate testing. Design, Automation and Test in Europe, 10\u201314 Mar 2008, pp 1178\u20131183","DOI":"10.1145\/1403375.1403662"},{"key":"5357_CR28","unstructured":"Shahidi S, Sandeep KG (2007) A theory of error-rate testing. International conference on computer design, 1\u20134 Oct 2007, pp 432\u2013445"},{"key":"5357_CR29","doi-asserted-by":"crossref","unstructured":"Shi Y, Dworak J (2008) Efficient determination of fault criticality for manufacturing test set optimization. IEEE international symposium on defect and fault tolerance of VLSI systems, 1\u20133 Oct 2008, pp 403\u2013411","DOI":"10.1109\/DFT.2008.48"},{"key":"5357_CR30","doi-asserted-by":"crossref","unstructured":"Shi Y, Hu W-C, Dworak J (2010) Too many faults, too little time: on creating test sets for enhanced detection of highly critical faults and defects. 28th IEEE VLSI test symposium, 19\u201322 Apr 2010, pp 319\u2013324","DOI":"10.1109\/VTS.2010.5469545"},{"key":"5357_CR31","unstructured":"Tian Y, Grimaila MR, Shi W, Mercer MR (2005) An optimal test pattern selection method to improve the defect coverage. Proc. IEEE international test conference, Nov 2005, pp 770"},{"key":"5357_CR32","doi-asserted-by":"crossref","unstructured":"Wang Z, Chakrabarty K (2006) An efficient test pattern selection method for improving defect coverage with reduced test data volume and test application time. 15th Asian test symposium, Nov 2006, pp 333\u2013338","DOI":"10.1109\/ATS.2006.260952"},{"key":"5357_CR33","unstructured":"Wang L-C, Mercer MR, Williams TW (1995) On the decline of testing efficiency as the fault coverage approaches 1\u00a0W%. In: VLSI test symposium, 1995"},{"key":"5357_CR34","unstructured":"Wang L-C, Mercer MR, Williams TW (1995) Reducing defective part level via unbiased test set. In: Design and test conference, 1995, pp 294\u2013302"},{"key":"5357_CR35","unstructured":"Wang L-C, Mercer MR, Williams TW (1995) On efficiently and reliably achieving low defective part levels. In: International test conference, 1995, pp 616\u2013625"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5357-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s10836-013-5357-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-013-5357-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,10]],"date-time":"2019-07-10T11:47:19Z","timestamp":1562759239000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s10836-013-5357-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,8]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["5357"],"URL":"https:\/\/doi.org\/10.1007\/s10836-013-5357-0","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3,8]]}}}