{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T07:12:55Z","timestamp":1777187575559,"version":"3.51.4"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,5]]},"DOI":"10.1109\/dac18074.2021.9586250","type":"proceedings-article","created":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T23:30:34Z","timestamp":1636414234000},"page":"1051-1056","source":"Crossref","is-referenced-by-count":52,"title":["NAAS: Neural Accelerator Architecture Search"],"prefix":"10.1109","author":[{"given":"Yujun","family":"Lin","sequence":"first","affiliation":[{"name":"MIT"}]},{"given":"Mengtian","family":"Yang","sequence":"additional","affiliation":[{"name":"SJTU"}]},{"given":"Song","family":"Han","sequence":"additional","affiliation":[{"name":"MIT"}]}],"member":"263","reference":[{"key":"ref31","article-title":"Single path one-shot neural architecture search with uniform sampling","author":"guo","year":"2019","journal-title":"ArXiv Preprint"},{"key":"ref30","article-title":"Neural architecture search with reinforcement learning","author":"zoph","year":"2017","journal-title":"ICLRE"},{"key":"ref10","article-title":"Confuciux: Autonomous hardware resource assignment for dnn accelerators using reinforcement learning","author":"kao","year":"2020","journal-title":"Micro"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218676"},{"key":"ref12","article-title":"Neural hardware architecture search","author":"lin","year":"2019","journal-title":"NeurIPS-W"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2986127"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref15","year":"2017","journal-title":"NVIDIA Deep Learning Accelerator"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001138"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-32494-1_4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/P19-1355"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref4","article-title":"Once for all: Train one network and specialize it for efficient deployment","author":"cai","year":"2020","journal-title":"ICLRE"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415639"},{"key":"ref29","first-page":"6105","article-title":"Efficientnet: Rethinking model scaling for convolutional neural networks","author":"tan","year":"2019","journal-title":"ICML"},{"key":"ref5","first-page":"3389","article-title":"Learning to optimize tensor programs","author":"chen","year":"2018","journal-title":"NeurIPS"},{"key":"ref8","article-title":"EDD: Efficient differentiable dnn architecture and implementation co-search for embedded ai solutions","author":"li","year":"2020","journal-title":"DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317829"},{"key":"ref2","author":"lu","year":"2019","journal-title":"On Neural Architecture Search for Resource-Constrained Hardware Platforms"},{"key":"ref9","author":"zhang","year":"2020","journal-title":"Skynet a hardware-efficient method for object detection and tracking on embedded systems"},{"key":"ref1","article-title":"ProxylessNAS: Direct neural architecture search on target task and hardware","author":"cai","year":"2019","journal-title":"ICLRE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428073"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293915"},{"key":"ref21","first-page":"1141","article-title":"Design space exploration of fpga-based accelerators with multi-level parallelism","author":"zhong","year":"2017","journal-title":"DATE"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218700"},{"key":"ref23","first-page":"578","article-title":"TVM: An automated end-to-end optimizing compiler for deep learning","author":"chen","year":"2018","journal-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942149"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.50"}],"event":{"name":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,12,5]]},"end":{"date-parts":[[2021,12,9]]}},"container-title":["2021 58th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9585997\/9586083\/09586250.pdf?arnumber=9586250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T17:41:19Z","timestamp":1750959679000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,5]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/dac18074.2021.9586250","relation":{},"subject":[],"published":{"date-parts":[[2021,12,5]]}}}