{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:38:08Z","timestamp":1725428288982},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/ems.2010.60","type":"proceedings-article","created":{"date-parts":[[2011,1,28]],"date-time":"2011-01-28T15:14:42Z","timestamp":1296227682000},"page":"328-333","source":"Crossref","is-referenced-by-count":2,"title":["A Low Latency Routing Algorithm for Irregular Mesh Network-on-Chip"],"prefix":"10.1109","author":[{"given":"Ladan","family":"Momeni","sequence":"first","affiliation":[]},{"given":"Arshin","family":"Rezazadeh","sequence":"additional","affiliation":[]},{"given":"Mahmood","family":"Fathy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.620485"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2009.89"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03547-0_9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11322-2_36"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.392844"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2003","author":"duato","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.106"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1145\/1077603.1077695","article-title":"A technique for low energy mapping and routing in network-on-chip architectures","author":"srinivasan","year":"2005","journal-title":"ISLPED'05"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/DATE.2000.840047","article-title":"A generic architecture for on-chip packet-switched interconnections","author":"guerrier","year":"2000","journal-title":"Proc Design Automation and Test in Europe Conf and Exhibition"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2005.59"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2005.1590063"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.111"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"}],"event":{"name":"2010 European Modelling Symposium (EMS)","start":{"date-parts":[[2010,11,17]]},"location":"Pisa, Italy","end":{"date-parts":[[2010,11,19]]}},"container-title":["2010 Fourth UKSim European Symposium on Computer Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5703186\/5703644\/05703705.pdf?arnumber=5703705","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,8]],"date-time":"2019-06-08T02:01:26Z","timestamp":1559959286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5703705\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ems.2010.60","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}