{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T12:11:37Z","timestamp":1758629497535},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/essderc.2017.8066624","type":"proceedings-article","created":{"date-parts":[[2017,10,25]],"date-time":"2017-10-25T20:13:21Z","timestamp":1508962401000},"page":"192-195","source":"Crossref","is-referenced-by-count":2,"title":["Modeling of dynamic trap density increase for aging simulation of any MOSFET circuits"],"prefix":"10.1109","author":[{"given":"M.","family":"Miura-Mattausch","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Miyamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Kikuchihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Navarro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. K.","family":"Maiti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Rohbani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. J.","family":"Mattausch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Schiffmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Steinmair","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Seebacher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.278345"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.82.245318"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2010569"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2322673"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2132135"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2017.2655519"},{"key":"ref8","article-title":"Hot-carrier behavior and Ron-BV trade-off optimization for p-channel LDMOS transistors in a 180nm HV-CMOS technology","author":"park","year":"0","journal-title":"Proc IEEE Int Symp Power Semiconductor Devices and IC s"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.824688"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2001.922894"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.880374"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1063\/1.326732"}],"event":{"name":"ESSDERC 2017 - 47th IEEE European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2017,9,11]]},"location":"Leuven, Belgium","end":{"date-parts":[[2017,9,14]]}},"container-title":["2017 47th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8059714\/8066575\/08066624.pdf?arnumber=8066624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T21:09:35Z","timestamp":1512076175000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8066624\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/essderc.2017.8066624","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}