{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T05:50:53Z","timestamp":1759384253428,"version":"3.37.3"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2022YFB4400400"],"award-info":[{"award-number":["2022YFB4400400"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/ewdts63723.2024.10873644","type":"proceedings-article","created":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T18:15:38Z","timestamp":1739902538000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Aging-Aware Design Method for Reliable Analog Integrated Circuits Combining Reliability-Aware Circuit Architectures, Transistor's Threshold Voltage and Operating Point-Dependent Degradation"],"prefix":"10.1109","author":[{"given":"Vazgen","family":"Melikyan","sequence":"first","affiliation":[{"name":"Chair of Microelectronic Circuits and Systems National Polytechnic, University of Armenia,Yerevan,Armenia"}]},{"given":"Gurgen","family":"Grigoryan","sequence":"additional","affiliation":[{"name":"Yerevan State University,Yerevan,Armenia"}]},{"given":"Xuefeng","family":"Zheng","sequence":"additional","affiliation":[{"name":"Faculty of Integrated Circuit Xidian University,Xi&#x0027;an,China"}]},{"given":"Kang","family":"Li","sequence":"additional","affiliation":[{"name":"Faculty of Integrated Circuit Xidian University,Xi&#x0027;an,China"}]},{"given":"Shavarsh","family":"Melikyan","sequence":"additional","affiliation":[{"name":"University of Bristol,Bristol,United Kingdom"}]},{"given":"Tigran","family":"Grigoryan","sequence":"additional","affiliation":[{"name":"National Polytechnic University of Armenia,Yerevan,Armenia"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-50714-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3325069"},{"volume-title":"Aging-Aware Design Methods for Reliable Analog Integrated Circuits using Operating Point-Dependent Degradation, Doctor-Engineer dissertation","year":"2015","author":"Hellwege","key":"ref3"},{"key":"ref4","first-page":"113116","article-title":"Using operating point-dependent degradation and gm\/ID method for agingaware design","volume-title":"2013 IEEE International Integrated Reliability Workshop Final Report","author":"Hellwege"},{"key":"ref5","article-title":"Reliability of Analog-to-Digital Sigma-Delta Converters","author":"Cai","year":"2013","journal-title":"Electronics. Telecom Paristech"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2023.114912"},{"key":"ref7","first-page":"606","article-title":"Reliability Analysis of Comparator: NBTI, PBTI, HCI, AGEING","volume-title":"International Conference on Communication Networks and Computing (CNC)","author":"Deva Kumar","year":"2018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3320709"},{"key":"ref9","article-title":"Custom MOSRA model with gate voltage effect for aging simulation","author":"Khu","year":"2018","journal-title":"SNUG"},{"journal-title":"PrimeSim\u2122 MOSRA User Guide, Synopsys Inc","first-page":"107","year":"2023","key":"ref10"}],"event":{"name":"2024 IEEE East-West Design &amp; Test Symposium (EWDTS)","start":{"date-parts":[[2024,11,13]]},"location":"Yerevan, Armenia","end":{"date-parts":[[2024,11,17]]}},"container-title":["2024 IEEE East-West Design &amp;amp; Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10873596\/10873598\/10873644.pdf?arnumber=10873644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T19:53:58Z","timestamp":1740081238000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10873644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ewdts63723.2024.10873644","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}