{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:15:25Z","timestamp":1730222125439,"version":"3.28.0"},"reference-count":3,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpga.1998.707925","type":"proceedings-article","created":{"date-parts":[[2002,11,27]],"date-time":"2002-11-27T15:47:00Z","timestamp":1038412020000},"page":"300-301","source":"Crossref","is-referenced-by-count":4,"title":["Circlets: circuits as applets"],"prefix":"10.1109","author":[{"given":"G.","family":"Brebner","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref3","article-title":"Runtime Reconfigurable Routing","author":"brebner","year":"1997","journal-title":"Proc 11th Reconfigurable Architectures Workshop"},{"key":"ref2","first-page":"77","article-title":"The Swappable Logic Unit: a Paradigm for Virtual Hardware","author":"brebner","year":"1997","journal-title":"Proc 5th Annual IEEE Symposium on Custom Computing Machines"},{"key":"ref1","first-page":"327","article-title":"A Virtual Hardware Operating System for the Xilinx XC6200","volume":"1142","author":"brebner","year":"1996","journal-title":"Proc 6th Int Workshop on Field-Programmable Logic and Applications"}],"event":{"name":"IEEE Symposium on FPGAs for Custom Computing Machines","acronym":"FPGA-98","location":"Napa Valley, CA, USA"},"container-title":["Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx4\/5734\/15334\/00707925.pdf?arnumber=707925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T15:09:44Z","timestamp":1489072184000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/707925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/fpga.1998.707925","relation":{},"subject":[]}}