{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T07:21:27Z","timestamp":1772695287456,"version":"3.50.1"},"reference-count":62,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T00:00:00Z","timestamp":1769817600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,1,31]]},"DOI":"10.1109\/hpca68181.2026.11408447","type":"proceedings-article","created":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:47:22Z","timestamp":1772657242000},"page":"1-14","source":"Crossref","is-referenced-by-count":0,"title":["ASPA: Reassigning DDR5 Parity Bandwidth"],"prefix":"10.1109","author":[{"given":"Fan","family":"Li","sequence":"first","affiliation":[{"name":"University of Central Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiufeng","family":"Li","sequence":"additional","affiliation":[{"name":"George Washington University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanan","family":"Guo","sequence":"additional","affiliation":[{"name":"University of Rochester"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weidong","family":"Cao","sequence":"additional","affiliation":[{"name":"George Washington University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Xin","sequence":"additional","affiliation":[{"name":"University of Central Florida"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"BIOS and Kernel Developer\u2019s Guide (BKDG) for AMD Family 15h Models 10h-1Fh Processors","year":"2013"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"ref3","volume-title":"Common memory device for variable device width and scalable pre-fetch and page size","author":"Bains","year":"2011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"ref5","article-title":"Performance differences for open-page \/ close-page policy user guide","volume-title":"Intel document number 826015, Revision 0.9","year":"2024"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422803"},{"key":"ref7","first-page":"1","article-title":"A white paper on the benefits of chipkill-correct ECC for PC server main memory","volume":"11","author":"Dell","year":"1997","journal-title":"IBM Microelectronics division"},{"key":"ref8","volume-title":"Fuse programmable I\/O organization","author":"Frankowsky","year":"2004"},{"key":"ref9","volume-title":"Bios setup for amd epyc - server manual revision 10","year":"2020"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00064"},{"key":"ref11","volume-title":"HP Advanced Memory Error Detection Technology","year":"2011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00034"},{"key":"ref13","volume-title":"JESD79\u20134: JEDEC Standard DDR4 SDRAM","year":"2012"},{"key":"ref14","volume-title":"JESD79\u20135: JEDEC Standard DDR5 SDRAM","year":"2020"},{"key":"ref15","first-page":"79","volume-title":"Ddr5 sdram standard (jesd79\u20135)","year":"2020"},{"key":"ref16","volume-title":"Memory Price Index Hits Four-and-a-Half Year High","author":"Ward","year":"2024"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00070"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607081"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001203"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref23","volume-title":"Circuit for setting width of input\/output data in semiconductor memory device","author":"Ku","year":"2000"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1145\/3123939.3123977","article-title":"Drisa: A dram-based reconfigurable in-situ accelerator","volume-title":"Proceedings of the 50th annual IEEE\/acm international symposium on microarchitecture","author":"Li","year":"2017"},{"key":"ref25","volume-title":"Bios optimization for xeon scalable processor-based systems: Whitepaper version 1.2","author":"Limited","year":"2023"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589063"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3333759"},{"key":"ref29","author":"Luo","year":"2017","journal-title":"Using ecc dram to adaptively increase memory capacity"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00063"},{"key":"ref31","volume-title":"Memory prices","year":"2025"},{"key":"ref32","volume-title":"DDR4 Power Calculator 4.0","year":"2019"},{"key":"ref33","volume-title":"DDR5 SDRAM: Product Core Data Sheet","year":"2021"},{"key":"ref34","volume-title":"Ddr5 registered dimm core","year":"2023"},{"key":"ref35","volume-title":"DDR5 SDRAM Part Catalog","year":"2024"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001174"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00083"},{"key":"ref38","article-title":"Deep learning recommendation model for personalization and recommendation systems","volume":"abs\/1906.00091","author":"Naumov","year":"2019","journal-title":"CoRR"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00048"},{"key":"ref41","first-page":"565","article-title":"DRAMA: Exploiting DRAM addressing for cross-cpu attacks","volume-title":"25th {USENIX} security symposium ({USENIX} security 16)","author":"Pessl","year":"2016"},{"key":"ref43","article-title":"Rethinking ecc in the era of row-hammer","author":"Qureshi","year":"2021","journal-title":"DRAMSec"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232096"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2018.00046"},{"key":"ref47","article-title":"Which ddr sdram memory to use and when","volume-title":"White Paper","author":"Sankaranarayanan","year":"2019"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"ref49","volume-title":"Memory module having a memory device configurable to different data pin configurations","author":"Shaw","year":"2012"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2213512"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.13"},{"key":"ref52","volume-title":"Design Compiler"},{"key":"ref53","volume-title":"Dell emc poweredge r7525 bios and uefi reference guide - system profile settings","year":"2025"},{"key":"ref54","volume-title":"TPC Benchmark H (Decision Support)","year":"2010"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218599"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480091"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00048"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"ref59","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1145\/2000064.2000100","article-title":"Adaptive granularity memory systems: A tradeoff between storage efficiency and throughput","volume-title":"Proceedings of the 38th annual international symposium on Computer architecture","author":"Yoon","year":"2011"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337222"},{"key":"ref61","author":"Young","year":"2018","journal-title":"Cram: efficient hardware-based memory compression for bandwidth enhancement"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00010"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)","location":"Sydney, Australia","start":{"date-parts":[[2026,1,31]]},"end":{"date-parts":[[2026,2,4]]}},"container-title":["2026 IEEE International Symposium on High Performance Computer Architecture (HPCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11408404\/11408433\/11408447.pdf?arnumber=11408447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T06:49:47Z","timestamp":1772693387000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11408447\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,31]]},"references-count":62,"URL":"https:\/\/doi.org\/10.1109\/hpca68181.2026.11408447","relation":{},"subject":[],"published":{"date-parts":[[2026,1,31]]}}}