{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:09:30Z","timestamp":1730272170915,"version":"3.28.0"},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/isca.2018.00046","type":"proceedings-article","created":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T18:42:04Z","timestamp":1532371324000},"page":"466-478","source":"Crossref","is-referenced-by-count":6,"title":["Hardware Supported Permission Checks on Persistent Objects for Performance and Programmability"],"prefix":"10.1109","author":[{"given":"Tiancong","family":"Wang","sequence":"first","affiliation":[]},{"given":"Sakthikumaran","family":"Sambasivam","sequence":"additional","affiliation":[]},{"given":"James","family":"Tuck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Programming models for emerging non-volatile memory technologies","volume":"38","author":"rudoff","year":"2013","journal-title":"login"},{"key":"ref38","article-title":"Nvht: An efficient key-value storage library for non-volatile memory","author":"zhou","year":"2016","journal-title":"2016 IEEE\/ACM 3rd International Conference on Big Data Computing Applications and Technologies (BDCAT)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"journal-title":"Capability-Based Computer Systems","year":"1984","author":"levy","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853201"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132761"},{"key":"ref36","first-page":"323","article-title":"Nova: A log-structured file system for hybrid volatile\/non-volatile main memories","author":"xu","year":"2016","journal-title":"FAST"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592810"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"ref40","article-title":"Hard-ware enforcement of application security policies using tagged memory","author":"zeldovich","year":"2008","journal-title":"Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation Ser OSDI'08"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124543"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123981"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124539"},{"journal-title":"Persistent Memory Programming","year":"2016","author":"at intel","key":"ref17"},{"key":"ref18","article-title":"Persistent memcached: Bringing legacy code to byte-addressable persistent memory","author":"marathe","year":"2017","journal-title":"USENIX Workshop on Hot Topics in Storage and File Systems (HotStorage)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830805"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/IISWC.2008.4636089","article-title":"Stamp: Stanford transactional applications for multi-processing","author":"minh","year":"2008","journal-title":"Workload Characterization 2008 IISWC 2008 IEEE International Symposium on"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC.2007.373503","article-title":"2mb spin-transfer torque ram (spram) with bit-by-bit bidirectional current write and parallelizing-direction current read","author":"kawahara","year":"2007","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"journal-title":"Transaction Processing Performance Council (TPC)","article-title":"Tpc benchmark c","year":"2010","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974684"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/2524211.2524216","article-title":"Consistent, durable, and safe memory management for byte-addressable non volatile main memory","author":"moraru","year":"2013","journal-title":"Proceedings of the First ACM SIGOPS Conference on Timely Results in Operating Systems (TRIOS'13)"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1109\/NAS.2015.7255223","article-title":"How to Be Consistent with Persistent Memory? An Evaluation Approach","author":"wang","year":"2015","journal-title":"IEEE International Conference on Networking Architecture and Storage (NAS'15)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600713"},{"key":"ref9","first-page":"3406","author":"kryder","year":"2009","journal-title":"After Hard DrivesWhat Comes Next?"},{"journal-title":"Intel and Micron","article-title":"Intel and micron produce breakthrough memory technology","year":"2015","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070008"},{"journal-title":"Intel 64 and IA-32 Architectures Software Developers Manual Volume 3A System Programming Guide Part 1 Intel","year":"0","key":"ref21"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901456"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.17487\/rfc4122"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.77"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.46"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"}],"event":{"name":"2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2018,6,1]]},"location":"Los Angeles, CA","end":{"date-parts":[[2018,6,6]]}},"container-title":["2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8401306\/8416802\/08416848.pdf?arnumber=8416848","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T08:57:07Z","timestamp":1643187427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8416848\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/isca.2018.00046","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}