{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:45:58Z","timestamp":1730281558093,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/mcsoc57363.2022.00042","type":"proceedings-article","created":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T19:31:08Z","timestamp":1673897468000},"page":"216-223","source":"Crossref","is-referenced-by-count":0,"title":["Digital Computation-in-Memory Design with Adaptive Floating Point for Deep Neural Networks"],"prefix":"10.1109","author":[{"given":"Yun-Ru","family":"Yang","sequence":"first","affiliation":[{"name":"International College of Semiconductor Technology, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}]},{"given":"Wei","family":"Lu","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}]},{"given":"Po-Tsang","family":"Huang","sequence":"additional","affiliation":[{"name":"International College of Semiconductor Technology, National Yang Ming Chiao Tung University,Hsinchu,Taiwan"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Yang Ming Chiao Tung University,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2876865"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2942529"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731762"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1201\/9781003162810-13"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218516"},{"key":"ref12","article-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"Zhou","year":"2018","journal-title":"arXiv preprint"}],"event":{"name":"2022 IEEE 15th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)","start":{"date-parts":[[2022,12,19]]},"location":"Penang, Malaysia","end":{"date-parts":[[2022,12,22]]}},"container-title":["2022 IEEE 15th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10008388\/10008225\/10008430.pdf?arnumber=10008430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,9]],"date-time":"2024-02-09T07:49:22Z","timestamp":1707464962000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10008430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mcsoc57363.2022.00042","relation":{},"subject":[],"published":{"date-parts":[[2022,12]]}}}