{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:45:12Z","timestamp":1725615912151},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/mtdt.2005.36","type":"proceedings-article","created":{"date-parts":[[2005,9,9]],"date-time":"2005-09-09T15:06:22Z","timestamp":1126278382000},"page":"16-21","source":"Crossref","is-referenced-by-count":1,"title":["Via-Programmable Read-Only Memory Design for Full Code Coverage Using a Dynamic Bit-Line Shielding Technique"],"prefix":"10.1109","author":[{"family":"Meng-Fan Chang","sequence":"first","affiliation":[]},{"family":"Ding-Ming Kwai","sequence":"additional","affiliation":[]},{"family":"Kuei-Ann Wen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809516"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.953480"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628876"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688044"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1998.646654"},{"key":"5","first-page":"370","article-title":"A high-performance ROM compiler for 0.50?m and 0.36?m CMOS technologies","author":"barry","year":"1995","journal-title":"Proc IEEE Int'l ASIC Conf"},{"key":"4","first-page":"225","article-title":"Supply and substrate noise tolerance using dynamic tracking clusters in configurable memory designs","author":"chang","year":"2004","journal-title":"Proc IEEE Int Symp Quality Electron Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1142\/S021812669700005X"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/5.371965"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/5.915376"}],"event":{"name":"2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05)","location":"Taipei, Taiwan"},"container-title":["2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10032\/32177\/01498197.pdf?arnumber=1498197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T18:32:53Z","timestamp":1489602773000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1498197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/mtdt.2005.36","relation":{},"subject":[]}}