{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:23:38Z","timestamp":1725675818296},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/reconfig.2009.39","type":"proceedings-article","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T16:06:20Z","timestamp":1264003580000},"page":"439-444","source":"Crossref","is-referenced-by-count":9,"title":["A Reconfigurable Design Framework for FPGA Adaptive Computing"],"prefix":"10.1109","author":[{"given":"Ming","family":"Liu","sequence":"first","affiliation":[]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Kuehn","sequence":"additional","affiliation":[]},{"given":"Shuo","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1281700.1281703"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515726"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/231940"},{"key":"ref14","article-title":"ATCA-based Computation Platform for Data Acquisition and Triggering in Particle Physics Experiments","author":"liu","year":"2008","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253622"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639486"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"ref5","first-page":"24","article-title":"Non-preemptive Multitasking on FPGAs: Task Placement and Footprint Transform","author":"walder","year":"2002","journal-title":"Proc of the 2nd International Conference on Engineering of Reconfigurable systems and Architectures"},{"journal-title":"UG208 (v1 1)","article-title":"Early Access Partial Reconfiguration User Guide for ISE 8.1.01i","year":"2006","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176316"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FCST.2006.3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311348"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/1016568.1016583","article-title":"Real-time LUT-Based Network Topologies for Dynamic and Partial FPGA Self-Reconfigurarion","author":"huebner","year":"2004","journal-title":"Proc 17th Symp Integr Circuits Syst Design"}],"event":{"name":"2009 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","start":{"date-parts":[[2009,12,9]]},"location":"Cancun, Mexico","end":{"date-parts":[[2009,12,11]]}},"container-title":["2009 International Conference on Reconfigurable Computing and FPGAs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5379688\/5381991\/05382016.pdf?arnumber=5382016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T11:27:17Z","timestamp":1634729237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5382016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/reconfig.2009.39","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}