{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T12:08:43Z","timestamp":1751371723622,"version":"3.28.0"},"reference-count":57,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/rtas54340.2022.00029","type":"proceedings-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T19:46:14Z","timestamp":1656531974000},"page":"267-280","source":"Crossref","is-referenced-by-count":6,"title":["Minimizing DAG Utilization by Exploiting SMT"],"prefix":"10.1109","author":[{"given":"Sims Hill","family":"Osborne","sequence":"first","affiliation":[{"name":"University of North Carolina,Dept. of Computer Science,Chapel Hill,North Carolina,U.S.A"}]},{"given":"Joshua","family":"Bakita","sequence":"additional","affiliation":[{"name":"University of North Carolina,Dept. of Computer Science,Chapel Hill,North Carolina,U.S.A"}]},{"given":"Jingyuan","family":"Chen","sequence":"additional","affiliation":[{"name":"University of North Carolina,Dept. of Computer Science,Chapel Hill,North Carolina,U.S.A"}]},{"given":"Tyler","family":"Yandrofski","sequence":"additional","affiliation":[{"name":"University of North Carolina,Dept. of Computer Science,Chapel Hill,North Carolina,U.S.A"}]},{"given":"James H.","family":"Anderson","sequence":"additional","affiliation":[{"name":"University of North Carolina,Dept. of Computer Science,Chapel Hill,North Carolina,U.S.A"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA50079.2020.9203575"},{"key":"ref38","first-page":"1","article-title":"Temporal separation for hardware-based I\/O virtualization for mixed-criticality embedded real-time systems using PCIe SR-IOV","author":"muench","year":"2014","journal-title":"In 2014 Workshop Proceedings on Architecture of Computing Systems (ARCS)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.23"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1989.63574"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2014.54"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2502524.2502530"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2017.8046314"},{"key":"ref36","first-page":"45","article-title":"Real-time cache management framework for multicore architectures","author":"mancuso","year":"2013","journal-title":"RTAS 2013"},{"journal-title":"LITMUSRT Home Page","year":"2020","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.028"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2002.1181569"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.24"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2017.00015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474130"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.11"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177706098"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2015.7301572"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2486384"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.12"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1137\/0117039"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2015.7108454"},{"journal-title":"Gurobi Optimizer Reference Manual","year":"2021","key":"ref25"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.47"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.26"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925994"},{"key":"ref56","first-page":"55","article-title":"Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"RTAS"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00033"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2834848.2834863"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461322"},{"key":"ref10","article-title":"Multiprogramming performance of the Pentium 4 with hyperthreading","author":"bulpin","year":"2004","journal-title":"Third Annual Workshop on Duplicating Deconstructing and Debunking"},{"key":"ref11","first-page":"111","article-title":"LITMUSRT: A testbed for empirically comparing real-time multiprocessor schedulers","author":"calandrino","year":"2006","journal-title":"RTSS"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00024"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.108"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3139258.3139268"},{"key":"ref14","first-page":"305","article-title":"Cache sharing and isolation tradeoffs in multicore mixed-criticality systems","author":"chisholm","year":"2015","journal-title":"RTSS 2015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.SIMUTOOLS2010.8667"},{"journal-title":"DIS Stressmark Suite Technical report Titan Systems Corporation","year":"2000","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/40.621209"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2015.33"},{"key":"ref19","article-title":"TACLeBench: A Benchmark Collection to Support Worst-Case Execution Time Research","author":"falk","year":"2016","journal-title":"WCET"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS52030.2021.00030"},{"key":"ref3","first-page":"7","article-title":"Multicore operating-system support for mixed criticality","volume":"4","author":"anderson","year":"2009","journal-title":"In Proceedings of the Workshop on Mixed Criticality Roadmap to Evolving UAV Certification"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2012.59"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0200"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.42"},{"article-title":"Scheduling and Locking in Multiprocessor Real-Time Operating Systems","year":"2011","author":"brandenburg","key":"ref7"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"ref9","article-title":"Operating system support for simultaneous multithreaded processors","author":"bulpin","year":"2005","journal-title":"PhD thesis"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1002\/jos.116"},{"key":"ref45","article-title":"Dependable responsive multithreaded processor for distributed real-time systems","author":"suito","year":"2021","journal-title":"IEEE COOL Chips XVII"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00061"},{"key":"ref42","article-title":"Simultaneous multithreading applied to real time","author":"osborne","year":"2019","journal-title":"ECRTS 2019"},{"key":"ref41","article-title":"Simultaneous multithreading and hard real time: Can it be safe?","author":"osborne","year":"2020","journal-title":"ECRTS '"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2017.00030"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2008.42"}],"event":{"name":"2022 IEEE 28th Real-Time and Embedded Technology and Applications Symposium (RTAS)","start":{"date-parts":[[2022,5,4]]},"location":"Milano, Italy","end":{"date-parts":[[2022,5,6]]}},"container-title":["2022 IEEE 28th Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9804582\/9804584\/09804607.pdf?arnumber=9804607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T20:13:59Z","timestamp":1658780039000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9804607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":57,"URL":"https:\/\/doi.org\/10.1109\/rtas54340.2022.00029","relation":{},"subject":[],"published":{"date-parts":[[2022,5]]}}}