{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,23]],"date-time":"2026-03-23T22:55:57Z","timestamp":1774306557114,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,1]],"date-time":"2024-11-01T00:00:00Z","timestamp":1730419200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62372270"],"award-info":[{"award-number":["62372270"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2024,11]]},"DOI":"10.1109\/tcad.2024.3443708","type":"journal-article","created":{"date-parts":[[2024,11,6]],"date-time":"2024-11-06T18:40:50Z","timestamp":1730918450000},"page":"3961-3972","source":"Crossref","is-referenced-by-count":4,"title":["Implementing Neural Networks on Nonvolatile FPGAs With Reprogramming"],"prefix":"10.1109","volume":"43","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9745-4767","authenticated-orcid":false,"given":"Hao","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Qingdao, China"}]},{"given":"Jian","family":"Zuo","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Qingdao, China"}]},{"given":"Huichuan","family":"Zheng","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Qingdao, China"}]},{"given":"Sijia","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Qingdao, China"}]},{"given":"Meihan","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Qingdao, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1189-7787","authenticated-orcid":false,"given":"Mengying","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Shandong University, Qingdao, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681636"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.349"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317881"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2578278"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857261"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021731"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197685"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218505"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.hcc.2023.100123"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304048"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173167"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546738"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2987550.2987569"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2017.8064477"},{"key":"ref19","first-page":"3329","article-title":"Run-time mapping of applications on FPGA-based reconfigurable systems","volume-title":"Proc. ISCAS","author":"Beretta"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3372491"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2630121"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3400885"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000461"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2721160"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102532"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2998779"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428038"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247963"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.1007\/978-94-015-7744-1_2","article-title":"Simulated annealing: theory and applications","volume-title":"Simulated Annealing","author":"Laarhoven","year":"1987"},{"key":"ref32","volume-title":"AXI HWICAP V3.0 Product Guide (PG134)","year":"2016"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref34","first-page":"8026","article-title":"PyTorch: An imperative style, high-performance deep learning library","volume-title":"Proc. 33rd Int. Conf. Adv. Neural Inf. Process. Syst.","volume":"32","author":"Paszke"},{"key":"ref35","volume-title":"Yosys open SYnthesis suite.","author":"Wolf","year":"2016"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729466"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1405.0312"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref40","volume-title":"LogiCORE IP Multi-Port Memory Controller (DS643)","year":"2013"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/43\/10745760\/10745844.pdf?arnumber=10745844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T14:22:23Z","timestamp":1732717343000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10745844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2024.3443708","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11]]}}}