{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,25]],"date-time":"2025-04-25T05:50:45Z","timestamp":1745560245619,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcsi.2018.2804946","type":"journal-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T19:36:28Z","timestamp":1519414588000},"page":"3312-3325","source":"Crossref","is-referenced-by-count":10,"title":["A Modular and Reconfigurable Pipeline Architecture for Learning Vector Quantization"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3716-4722","authenticated-orcid":false,"given":"Xiangyu","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7554-7938","authenticated-orcid":false,"given":"Fengwei","family":"An","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7728-2363","authenticated-orcid":false,"given":"Idaku","family":"Ishii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5712-1020","authenticated-orcid":false,"given":"Hans Jurgen","family":"Mattausch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2012.6211774"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/IEDM.1972.249198","article-title":"design of micron mos switching devices","author":"dennard","year":"1972","journal-title":"1972 International Electron Devices Meeting"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8655(97)00018-4"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60294-1_138"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815968"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-54563-8_103"},{"key":"ref35","first-page":"13","article-title":"Designing parallel computers for self organizing maps","author":"nordstr\u00f6m","year":"1992","journal-title":"Proc 4th Swedish Workshop Comput Syst Archit (DSA)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336211"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-28518-4_14"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11758-4_34"},{"key":"ref12","article-title":"A heterogeneous parallel processor for high-speed vision chip","author":"yang","year":"2016","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2672789"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.55.04EF02"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0311"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-016-2465-7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1504\/IJAISC.2010.038635"},{"key":"ref18","first-page":"260","article-title":"On-line arithmetic based reprogrammable hardware implementation of LVQ neural network for alertness classification","volume":"8","author":"boubaker","year":"2008","journal-title":"Int J Comput Sci Netw Secur"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-009-0296-5"},{"key":"ref28","first-page":"82","article-title":"Dynamic reconfiguration of FPGAs","author":"lysaght","year":"1994","journal-title":"Proc Int Workshop Field Program Logic Appl FPGAs"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1016\/j.vlsi.2016.01.002","article-title":"Digital implementation of a virtual insect trained by spike-timing dependent plasticity","volume":"54","author":"hu","year":"2016","journal-title":"Integr VLSI J"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1990.137622"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2386892"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.imavis.2007.11.010"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2619683"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(92)90070-4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1009665814041"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2002.801590"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_120"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.28961\/kursor.v8i4.108"},{"key":"ref1","first-page":"173","article-title":"Why VLSI implementations of associative VLCNs require connection multiplexing","volume":"2","author":"bailey","year":"1998","journal-title":"Proc IEEE Int Conf Neural Netw"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.5019\/j.ijcir.2007.79"},{"key":"ref22","first-page":"63","article-title":"Virtualization of Hardware-Introduction and Survey","author":"plessl","year":"2004","journal-title":"Proc Int Conf Eng Reconfigurable Syst Algorithms"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.5772\/2684"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966400"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2332134"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1960.1057548"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/BF00337288"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8453271\/08301524.pdf?arnumber=8301524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:39Z","timestamp":1642003779000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8301524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":37,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2018.2804946","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}