{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:23:48Z","timestamp":1772555028316,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2016,6,1]],"date-time":"2016-06-01T00:00:00Z","timestamp":1464739200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["61133004"],"award-info":[{"award-number":["61133004"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["61222204"],"award-info":[{"award-number":["61222204"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["61221062"],"award-info":[{"award-number":["61221062"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["61303158"],"award-info":[{"award-number":["61303158"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["61432016"],"award-info":[{"award-number":["61432016"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["61472396"],"award-info":[{"award-number":["61472396"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["61473275"],"award-info":[{"award-number":["61473275"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"973 Program of China","award":["2015CB358800"],"award-info":[{"award-number":["2015CB358800"]}]},{"name":"Strategic Priority Research Program of the CAS","award":["XDA06010403"],"award-info":[{"award-number":["XDA06010403"]}]},{"name":"Strategic Priority Research Program of the CAS","award":["XDB02040009"],"award-info":[{"award-number":["XDB02040009"]}]},{"name":"International Collaboration Key Program of the CAS","award":["171111KYSB20130002"],"award-info":[{"award-number":["171111KYSB20130002"]}]},{"name":"10000 talent program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2016,6,1]]},"DOI":"10.1109\/tpds.2015.2465905","type":"journal-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T15:58:00Z","timestamp":1439481480000},"page":"1700-1712","source":"Crossref","is-referenced-by-count":25,"title":["IMR: High-Performance Low-Cost Multi-Ring NoCs"],"prefix":"10.1109","volume":"27","author":[{"given":"Shaoli","family":"Liu","sequence":"first","affiliation":[]},{"given":"Tianshi","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Ling","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xiaoxue","family":"Feng","sequence":"additional","affiliation":[]},{"given":"Zhiwei","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Haibo","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Fred","family":"Chong","sequence":"additional","affiliation":[]},{"given":"Yunji","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859641"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555781"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.2295523"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.28"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569606"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1999.797388"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref10","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/215399.215455"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/65.93183"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01725-4","author":"jerger","year":"2009","journal-title":"On-Chip Networks"},{"key":"ref14","article-title":"A high performance hierarchical ring on-chip interconnect with low-cost routers","author":"fallin","year":"2011"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"ref16","first-page":"203","article-title":"Regional congestion awareness for load balance in networks-on-chip","author":"gratz","year":"0","journal-title":"Proc Int Symp High Perform Comput Archit"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380859"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.902749"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref28","first-page":"849","article-title":"DyXY—A proximity congestion-aware deadlock-free dynamic routing method for network on chip","author":"li","year":"0","journal-title":"Proc Design Automation Conf"},{"key":"ref4","first-page":"268","article-title":"The performance of cache-coherent ring-based multiprocessors","author":"barroso","year":"0","journal-title":"Proc 20th Int Symp Comput Archit"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2006.10.001"},{"key":"ref3","first-page":"230","article-title":"Cache coherence on a slotted ring","author":"barroso","year":"0","journal-title":"Proc Int Conf Parallel Process"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000113"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.30853"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1983.1095728"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.35831"},{"key":"ref9","article-title":"Intel xeon phi coprocessor (codename knights corner)","author":"chrysos","year":"0","journal-title":"Hot Chips Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1887\/0750308958"},{"key":"ref20","article-title":"A touchstone delta system description","year":"1991"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669145"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416639"},{"key":"ref23","first-page":"99","article-title":"Nonuniform cache architectures for wire-delay dominated on-chip caches","volume":"23","author":"kim","year":"0","journal-title":"IEEE Micro"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2008.02.017"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref25","first-page":"63","article-title":"A 4.6tbits\/s 3.6ghz Single-cycle noc router with a novel switch allocator in 65\ufffdnm cmos","author":"kumar","year":"0","journal-title":"Proc Int Conf Comput Design"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/7469437\/07182353.pdf?arnumber=7182353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,13]],"date-time":"2023-08-13T04:19:15Z","timestamp":1691900355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7182353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,1]]},"references-count":44,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2015.2465905","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2016,6,1]]}}}