{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:57:38Z","timestamp":1761580658907,"version":"3.41.0"},"reference-count":22,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002920","name":"Research Grants Council, University Grants Committee, Hong Kong","doi-asserted-by":"publisher","award":["PolyU 5262\/07E"],"award-info":[{"award-number":["PolyU 5262\/07E"]}],"id":[{"id":"10.13039\/501100002920","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2009,1]]},"abstract":"<jats:p>Routability optimization has become a major concern in physical design of VLSI circuits. Due to the recent advances in VLSI technology, interconnect has become a dominant factor of the overall performance of a circuit. In order to optimize interconnect cost, we need a good congestion estimation method to predict routability in the early designing stages. Many congestion models have been proposed but there's still a lot of room for improvement. Besides, routers will perform rip-up and reroute operations to prevent overflow, but most models do not consider this case. The outcome is that the existing models will usually underestimate the routability. In this paper, we have a comprehensive study on our proposed congestion models. Results show that the estimation results of our approaches are always more accurate than the previous congestion models.<\/jats:p>","DOI":"10.1145\/1455229.1455241","type":"journal-article","created":{"date-parts":[[2009,1,29]],"date-time":"2009-01-29T13:48:36Z","timestamp":1233236916000},"page":"1-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Congestion prediction in early stages of physical design"],"prefix":"10.1145","volume":"14","author":[{"given":"Chiu-Wing","family":"Sham","sequence":"first","affiliation":[{"name":"The Hong Kong Polytechnic University"}]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong"}]},{"given":"Jingwei","family":"Lu","sequence":"additional","affiliation":[{"name":"The Hong Kong Polytechnic University"}]}],"member":"320","published-online":{"date-parts":[[2009,1,23]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"volume-title":"Proceedings of the SRC Technical Conference.","author":"Chang C. C.","key":"e_1_2_1_2_1","unstructured":"Chang , C. C. , Cong , J. , Pan , D. Z. , and Yuan , X . 2000. Interconnect-driven floorplanning with fast global wiring planning and optimization . In Proceedings of the SRC Technical Conference. Chang, C. C., Cong, J., Pan, D. Z., and Yuan, X. 2000. Interconnect-driven floorplanning with fast global wiring planning and optimization. In Proceedings of the SRC Technical Conference."},{"volume-title":"Proceedings of the IEEE Internation Cnference on Computer-Aided Design. 354--357","author":"Chen H. M.","key":"e_1_2_1_3_1","unstructured":"Chen , H. M. , Zhou , H. , Young , F. Y. , Wong , D. , Yang , H. H. , and Sherwani , N . 1999. Integrated floorplanning and interconnect planning . In Proceedings of the IEEE Internation Cnference on Computer-Aided Design. 354--357 . Chen, H. M., Zhou, H., Young, F. Y., Wong, D., Yang, H. H., and Sherwani, N. 1999. Integrated floorplanning and interconnect planning. In Proceedings of the IEEE Internation Cnference on Computer-Aided Design. 354--357."},{"key":"e_1_2_1_4_1","unstructured":"ISPD. 2002. http:\/\/vlsicad.eecs.umich.edu\/bk\/ispd02bench\/.  ISPD. 2002. http:\/\/vlsicad.eecs.umich.edu\/bk\/ispd02bench\/."},{"key":"e_1_2_1_5_1","unstructured":"ISPD. 2008. http:\/\/www.sigda.org\/ispd2007\/rcontest\/.  ISPD. 2008. http:\/\/www.sigda.org\/ispd2007\/rcontest\/."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639942"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013891"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300069"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition.","author":"Lai S. T. W.","key":"e_1_2_1_9_1","unstructured":"Lai , S. T. W. , Young , E. F. Y. , and Chu , C. C. N. 2003. A new and efficient congestion evaluation model in floorplanning: Wire density control with twin binary trees . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. Lai, S. T. W., Young, E. F. Y., and Chu, C. C. N. 2003. A new and efficient congestion evaluation model in floorplanning: Wire density control with twin binary trees. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369749"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776036"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356862"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233596"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123023"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1053355.1053376"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120835"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1231956.1231961"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368601"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.875296"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981110"},{"key":"e_1_2_1_21_1","unstructured":"Xiao L. Li L. and Qian Z. 2008. International Society for Physical Design Routing Contest (ISPD'08).  Xiao L. Li L. and Qian Z. 2008. International Society for Physical Design Routing Contest (ISPD'08)."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.974139"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1455229.1455241","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1455229.1455241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:00Z","timestamp":1750253400000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1455229.1455241"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":22,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["10.1145\/1455229.1455241"],"URL":"https:\/\/doi.org\/10.1145\/1455229.1455241","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2009,1]]},"assertion":[{"value":"2007-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-01-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}