{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:24:48Z","timestamp":1761895488907,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,6,3]],"date-time":"2012-06-03T00:00:00Z","timestamp":1338681600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-095360"],"award-info":[{"award-number":["CCF-095360"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,6,3]]},"DOI":"10.1145\/2228360.2228372","type":"proceedings-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T12:10:51Z","timestamp":1338466251000},"page":"56-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Cost-effective power delivery to support per-core voltage domains for power-constrained processors"],"prefix":"10.1145","author":[{"given":"Hamid Reza","family":"Ghasemi","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison"}]},{"given":"Abhishek A.","family":"Sinkar","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}]},{"given":"Michael J.","family":"Schulte","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc."}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison"}]}],"member":"320","published-online":{"date-parts":[[2012,6,3]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"123","volume-title":"Symp. on High-Perf. Comp. Arch. (HPCA)","author":"Kim W.","year":"2008","unstructured":"W. Kim , M. S. Gupta , G.-Y. Wei , and D. Brooks , \" System Level Analysis of Fast, Per-core DVFS using On-chip Switching Regulators,\" in IEEE\/ACM Int . Symp. on High-Perf. Comp. Arch. (HPCA) , 2008 , pp. 123 -- 134 . W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks, \"System Level Analysis of Fast, Per-core DVFS using On-chip Switching Regulators,\" in IEEE\/ACM Int. Symp. on High-Perf. Comp. Arch. (HPCA), 2008, pp. 123--134."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_3_2_1_3_1","first-page":"30","volume-title":"Evaluating Non-Deterministic Multi-Threaded Commercial Workloads,\" in Comp. Arch. Evaluation using Commercial Workloads (CAECW)","author":"Alameldeen A. R.","year":"2002","unstructured":"A. R. Alameldeen , \" Evaluating Non-Deterministic Multi-Threaded Commercial Workloads,\" in Comp. Arch. Evaluation using Commercial Workloads (CAECW) , 2002 , pp. 30 -- 38 . A. R. Alameldeen et al., \"Evaluating Non-Deterministic Multi-Threaded Commercial Workloads,\" in Comp. Arch. Evaluation using Commercial Workloads (CAECW), 2002, pp. 30--38."},{"unstructured":"Princeton University. PARSEC Benchmark Suite. {Online}. http:\/\/parsec.cs.princeton.edu\/  Princeton University. PARSEC Benchmark Suite. {Online}. http:\/\/parsec.cs.princeton.edu\/","key":"e_1_3_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/1105734.1105747"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/40.888701"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/JSSC.2009.2034076"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/1594233.1594263"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/JSSC.2006.885060"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/MM.2007.77"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"A feasibility study of high-frequency buck regulators in nanometer CMOS technologies,\" in IEEE Dallas Circuits and Systems Workshop (DCAS)","author":"Fu W.","year":"2009","unstructured":"W. Fu and A. Fayed , \" A feasibility study of high-frequency buck regulators in nanometer CMOS technologies,\" in IEEE Dallas Circuits and Systems Workshop (DCAS) , 2009 , pp. 1 -- 4 . W. Fu and A. Fayed, \"A feasibility study of high-frequency buck regulators in nanometer CMOS technologies,\" in IEEE Dallas Circuits and Systems Workshop (DCAS), 2009, pp. 1--4."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/JSSC.2004.842831"},{"volume-title":"Fairchild Semiconductors. {Online}","year":"2006","unstructured":"Jon Klein. ( 2006 ) Fairchild Semiconductors. {Online} . http:\/\/www.fairchildsemi.com\/an\/AN\/AN-6005.pdf Jon Klein. (2006) Fairchild Semiconductors. {Online}. http:\/\/www.fairchildsemi.com\/an\/AN\/AN-6005.pdf","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/JSSC.2004.842837"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/TVLSI.2007.902204"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1535\/itj.0904.02"},{"unstructured":"McPAT: An Integrated Power Area and Timing Modeling Framework for Multicore and Manycore Architectures. {Online}. http:\/\/www.hpl.hp.com\/research\/mcpat  McPAT: An Integrated Power Area and Timing Modeling Framework for Multicore and Manycore Architectures. {Online}. http:\/\/www.hpl.hp.com\/research\/mcpat","key":"e_1_3_2_1_17_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/TSM.2007.913186"}],"event":{"sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '12","name":"DAC '12: The 49th Annual Design Automation Conference 2012","location":"San Francisco California"},"container-title":["Proceedings of the 49th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228372","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2228360.2228372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:49:01Z","timestamp":1750236541000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2228360.2228372"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,3]]},"references-count":18,"alternative-id":["10.1145\/2228360.2228372","10.1145\/2228360"],"URL":"https:\/\/doi.org\/10.1145\/2228360.2228372","relation":{},"subject":[],"published":{"date-parts":[[2012,6,3]]},"assertion":[{"value":"2012-06-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}