{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T00:40:09Z","timestamp":1776127209052,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":81,"publisher":"ACM","license":[{"start":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T00:00:00Z","timestamp":1737331200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2025,1,20]]},"DOI":"10.1145\/3658617.3703134","type":"proceedings-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T14:32:21Z","timestamp":1741098741000},"page":"285-293","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["The Survey of 2.5D Integrated Architecture: An EDA perspective"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9401-0482","authenticated-orcid":false,"given":"Shixin","family":"Chen","sequence":"first","affiliation":[{"name":"Chinese Univ. of Hong Kong, Hong Kong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4019-8625","authenticated-orcid":false,"given":"Hengyuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beijing Univ. of Post and Telecommunication, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0942-6991","authenticated-orcid":false,"given":"Zichao","family":"Ling","sequence":"additional","affiliation":[{"name":"Beijing Univ. of Post and Telecommunication, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1581-3536","authenticated-orcid":false,"given":"Jianwang","family":"Zhai","sequence":"additional","affiliation":[{"name":"Beijing Univ. of Post and Telecommunication, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"Chinese Univ. of Hong Kong, Hong Kong, Hong Kong"}]}],"member":"320","published-online":{"date-parts":[[2025,3,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"ICCAD","author":"Zhuang Z.","year":"2022","unstructured":"Z. Zhuang, B. Yu, K.-Y. Chao, and T.-Y. Ho, \"Multi-package co-design for chiplet integration,\" in Proc. ICCAD, 2022, pp. 1--9."},{"key":"e_1_3_2_1_3_1","first-page":"847","volume-title":"ECTC","author":"Sunohara M.","year":"2008","unstructured":"M. Sunohara, T. Tokunaga et al., \"Silicon interposer with TSVs (Through Silicon Vias) and fine multilayer wiring,\" in Proc. ECTC, 2008, pp. 847--852."},{"issue":"10","key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","first-page":"4071","DOI":"10.1109\/TED.2017.2737644","article-title":"Wafer-level integration of an advanced logic-memory system through the second-generation CoWoS technology","volume":"64","author":"Hou S. Y.","year":"2017","unstructured":"S. Y. Hou, W. C. Chen, C. Hu et al., \"Wafer-level integration of an advanced logic-memory system through the second-generation CoWoS technology,\" IEEE TED, vol. 64, no. 10, pp. 4071--4077, 2017.","journal-title":"IEEE TED"},{"key":"e_1_3_2_1_5_1","first-page":"53","volume-title":"EPTC","author":"Lenihan T. G.","year":"2013","unstructured":"T. G. Lenihan, L. Matthew, and E. J. Vardaman, \"Developments in 2.5 D: The role of silicon interposers,\" in Proc. EPTC, 2013, pp. 53--55."},{"key":"e_1_3_2_1_6_1","first-page":"44","volume-title":"ISSCC","author":"Naffziger S.","year":"2020","unstructured":"S. Naffziger, K. Lepak, M. Paraschou et al., \"AMD chiplet architecture for highperformance server and desktop products,\" in Proc. ISSCC, 2020, pp. 44--45."},{"key":"e_1_3_2_1_7_1","first-page":"213","volume-title":"DAC","author":"Souri S. J.","year":"2000","unstructured":"S. J. Souri, K. Banerjee, A. Mehrotra et al., \"Multiple Si layer ICs: Motivation, performance analysis, and design implications,\" in Proc. DAC, 2000, pp. 213--220."},{"key":"e_1_3_2_1_8_1","first-page":"758","volume-title":"ASPDAC","author":"Wang Z.","year":"2024","unstructured":"Z. Wang, J. Sun, A. Goksoy et al., \"Exploiting 2.5 D\/3D heterogeneous integration for AI computing,\" in Proc. ASPDAC, 2024, pp. 758--764."},{"key":"e_1_3_2_1_9_1","first-page":"771","volume-title":"ASPDAC","author":"Limaye A.","year":"2024","unstructured":"A. Limaye, C. Barone, N. B. Agostini et al., \"Towards automated generation of chiplet-based systems invited paper,\" in Proc. ASPDAC, 2024, pp. 771--776."},{"key":"e_1_3_2_1_10_1","volume-title":"Shi et al., \"Chiplet Cloud: Building AI supercomputers for serving large generative language models,\" arXiv preprint","author":"Peng H.","year":"2024","unstructured":"H. Peng, S. Davidson, R. Shi et al., \"Chiplet Cloud: Building AI supercomputers for serving large generative language models,\" arXiv preprint, 2024."},{"key":"e_1_3_2_1_11_1","first-page":"765","volume-title":"ASPDAC","author":"Yang Z.","year":"2024","unstructured":"Z. Yang, S. Ji, X. Chen et al., \"Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets,\" in Proc. ASPDAC, 2024, pp. 765--770."},{"key":"e_1_3_2_1_12_1","first-page":"1198","volume-title":"HPCA","author":"Wang T.","year":"2022","unstructured":"T. Wang et al., \"Application defined on-chip networks for heterogeneous chiplets: An implementation perspective,\" in Proc. HPCA, 2022, pp. 1198--1210."},{"key":"e_1_3_2_1_13_1","volume-title":"Besta et al., \"RapidChiplet: A toolchain for rapid design space exploration of chiplet architectures,\" arXiv preprint","author":"Iff P.","year":"2023","unstructured":"P. Iff, B. Bruggmann, M. Besta et al., \"RapidChiplet: A toolchain for rapid design space exploration of chiplet architectures,\" arXiv preprint, 2023."},{"issue":"4","key":"e_1_3_2_1_14_1","first-page":"1062","article-title":"Design space exploration for chiplet-assembly-based processors","volume":"28","author":"Pal S.","year":"2020","unstructured":"S. Pal, D. Petrisko, R. Kumar, and P. Gupta, \"Design space exploration for chiplet-assembly-based processors,\" IEEE TVLSI, vol. 28, no. 4, pp. 1062--1073, 2020.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_15_1","first-page":"86","volume-title":"ISPASS","author":"Jiang N.","year":"2013","unstructured":"N. Jiang, D. U. Becker et al., \"A detailed and flexible cycle-accurate network-on-chip simulator,\" in Proc. ISPASS, 2013, pp. 86--96."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2953878"},{"key":"e_1_3_2_1_17_1","first-page":"1","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"Carlson T. E.","year":"2011","unstructured":"T. E. Carlson, W. Heirman et al., \"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation,\" in Proc. SC, 2011, pp. 1--12.","journal-title":"Proc. SC"},{"key":"e_1_3_2_1_18_1","first-page":"1","volume-title":"NANOCOM","author":"Zhi H.","year":"2021","unstructured":"H. Zhi, X. Xu, W. Han et al., \"A methodology for simulating multi-chiplet systems using open-source simulators,\" in Proc. NANOCOM, 2021, pp. 1--6."},{"issue":"6","key":"e_1_3_2_1_19_1","first-page":"1638","article-title":"Floorplet: Performance-aware floorplan framework for chiplet integration","volume":"43","author":"Chen S.","year":"2024","unstructured":"S. Chen, S. Li, Z. Zhuang et al., \"Floorplet: Performance-aware floorplan framework for chiplet integration,\" IEEE TCAD, vol. 43, no. 6, pp. 1638--1649, 2024.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_20_1","unstructured":"The gem5 simulator. [Online]. Available: https:\/\/resources.gem5.org\/"},{"key":"e_1_3_2_1_21_1","volume-title":"Strong et al., \"The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing,\" ACM TACO","author":"Li S.","unstructured":"S. Li, J. H. Ahn, R. D. Strong et al., \"The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing,\" ACM TACO, vol. 10, no. 1, 2013."},{"issue":"1","key":"e_1_3_2_1_22_1","first-page":"243","article-title":"McPAT-Calib: A RISC-V BOOM Microarchitecture Power Modeling Framework","volume":"42","author":"Zhai J.","year":"2023","unstructured":"J. Zhai, C. Bai, B. Zhu et al., \"McPAT-Calib: A RISC-V BOOM Microarchitecture Power Modeling Framework,\" IEEE TCAD, vol. 42, no. 1, pp. 243--256, 2023.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1145\/3566097.3567844","volume-title":"ASPDAC","author":"Zhai J.","year":"2023","unstructured":"J. Zhai, Y. Cai, and B. Yu, \"Microarchitecture Power Modeling via Artificial Neural Network and Transfer Learning,\" in Proc. ASPDAC, 2023, p. 302--307."},{"key":"e_1_3_2_1_24_1","first-page":"1","volume-title":"ICCAD","author":"Zhang Q.","year":"2023","unstructured":"Q. Zhang, S. Li et al., \"PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions,\" in Proc. ICCAD, 2023, pp. 1--9."},{"issue":"12","key":"e_1_3_2_1_25_1","first-page":"2148","article-title":"Chiplet\/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs","volume":"11","author":"Kim J.","year":"2021","unstructured":"J. Kim, V. C. K. Chekuri, N. M. Rahman et al., \"Chiplet\/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs,\" IEEE TCPMT, vol. 11, no. 12, pp. 2148--2157, 2021.","journal-title":"IEEE TCPMT"},{"key":"e_1_3_2_1_26_1","first-page":"164","volume-title":"ISVLSI","author":"Li X.","year":"2022","unstructured":"X. Li, L. Chen, S. Chen et al., \"Power management for chiplet-based multicore systems using deep reinforcement learning,\" in Proc. ISVLSI, 2022, pp. 164--169."},{"issue":"2","key":"e_1_3_2_1_27_1","first-page":"60","article-title":"The use and evaluation of yield models in integrated circuit manufacturing","volume":"3","author":"Cunningham J. A.","year":"1990","unstructured":"J. A. Cunningham, \"The use and evaluation of yield models in integrated circuit manufacturing,\" IEEE TSM, vol. 3, no. 2, pp. 60--71, 1990.","journal-title":"IEEE TSM"},{"key":"e_1_3_2_1_28_1","first-page":"1","article-title":"Heterogeneous integration of chiplets: cost and yield tradeoff analysis","author":"Ahmad M.","year":"2022","unstructured":"M. Ahmad, J. DeLaCruz, and A. Ramamurthy, \"Heterogeneous integration of chiplets: cost and yield tradeoff analysis,\" in Proc. EuroSimE, 2022, pp. 1--9.","journal-title":"Proc. EuroSimE"},{"key":"e_1_3_2_1_29_1","first-page":"121","volume-title":"DAC","author":"Feng Y.","year":"2022","unstructured":"Y. Feng and K. Ma, \"Chiplet actuary: a quantitative cost model and multi-chiplet architecture exploration,\" in Proc. DAC, 2022, pp. 121--126."},{"key":"e_1_3_2_1_30_1","volume-title":"Cost-aware exploration for chiplet-based architecture with advanced packaging technologies,\" arXiv preprint","author":"Tang T.","year":"2022","unstructured":"T. Tang and Y. Xie, \"Cost-aware exploration for chiplet-based architecture with advanced packaging technologies,\" arXiv preprint, 2022."},{"key":"e_1_3_2_1_31_1","first-page":"1","volume-title":"ICCAD","author":"Bai C.","year":"2021","unstructured":"C. Bai, Q. Sun, J. Zhai et al., \"Boom-explorer: Risc-v boom microarchitecture design space exploration framework,\" in Proc. ICCAD, 2021, pp. 1--9."},{"issue":"11","key":"e_1_3_2_1_32_1","first-page":"1727","article-title":"Microarchitecture design space exploration via pareto-driven active learning","volume":"31","author":"Zhai J.","year":"2023","unstructured":"J. Zhai and Y. Cai, \"Microarchitecture design space exploration via pareto-driven active learning,\" IEEE TVLSI, vol. 31, no. 11, pp. 1727--1739, 2023.","journal-title":"IEEE TVLSI"},{"issue":"1","key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1609\/aaai.v38i1.27750","article-title":"Towards Automated RISC-V Microarchitecture Design with Reinforcement Learning","volume":"38","author":"Bai C.","year":"2024","unstructured":"C. Bai, J. Zhai, Y. Ma et al., \"Towards Automated RISC-V Microarchitecture Design with Reinforcement Learning,\" in Proc. AAAI, vol. 38, no. 1, 2024, pp. 12--20.","journal-title":"Proc. AAAI"},{"key":"e_1_3_2_1_34_1","first-page":"1","volume-title":"DAC","author":"Yi X.","year":"2023","unstructured":"X. Yi, J. Lu, X. Xiong et al., \"Graph Representation Learning for Microarchitecture Design Space Exploration,\" in Proc. DAC, 2023, pp. 1--6."},{"key":"e_1_3_2_1_35_1","first-page":"207","volume-title":"ASPDAC","author":"Chen S.","year":"2024","unstructured":"S. Chen, S. Zheng, C. Bai et al., \"SoC-Tuner: An importance-guided exploration framework for DNN-targeting SoC design,\" in Proc. ASPDAC, 2024, pp. 207--212."},{"key":"e_1_3_2_1_36_1","volume-title":"ICML","author":"Wang Z.","year":"2024","unstructured":"Z. Wang, J. Wang, et al., \"A hierarchical adaptive multi-task reinforcement learning framework for multiplier circuit design,\" in Proc. ICML, 2024."},{"key":"e_1_3_2_1_37_1","volume-title":"NeurIPS","author":"Zhihai W.","year":"2024","unstructured":"W. Zhihai, W. Jie, Y. Qingyue, B. Yinqi et al., \"Towards next-generation logic synthesis: A scalable neural circuit generation framework,\" in Proc. NeurIPS, 2024."},{"issue":"4","key":"e_1_3_2_1_38_1","first-page":"1062","article-title":"Design space exploration for chiplet-assembly-based processors","volume":"28","author":"Pal S.","year":"2020","unstructured":"S. Pal, D. Petrisko, R. Kumar, and P. Gupta, \"Design space exploration for chiplet-assembly-based processors,\" IEEE TVLSI, vol. 28, no. 4, pp. 1062--1073, 2020.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_39_1","first-page":"156","volume-title":"HPCA","author":"Cai J.","year":"2024","unstructured":"J. Cai, Z. Wu, S. Peng et al., \"Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators,\" in Proc. HPCA, 2024, pp. 156--171."},{"key":"e_1_3_2_1_40_1","first-page":"1013","volume-title":"ISCA","author":"Tan Z.","year":"2021","unstructured":"Z. Tan et al., \"NN-Baton: DNN Workload Orchestration and Chiplet Granularity Exploration for Multichip Accelerators,\" in Proc. ISCA, 2021, pp. 1013--1026."},{"key":"e_1_3_2_1_41_1","article-title":"High-quality hypergraph partitioning","volume":"27","author":"Schlag S.","year":"2023","unstructured":"S. Schlag, T. Heuer, L. Gottesb\u00fcren, Y. Akhremtsev, C. Schulz, and P. Sanders, \"High-quality hypergraph partitioning,\" ACM J. Exp. Algorithmics, vol. 27, 2023.","journal-title":"ACM J. Exp. Algorithmics"},{"key":"e_1_3_2_1_42_1","first-page":"58","volume-title":"ASPDAC","author":"Li F.","year":"2024","unstructured":"F. Li, Y. Wang, Y. Wang et al., \"Chipletizer: Repartitioning SoCs for Cost-Effective Chiplet Integration,\" in Proc. ASPDAC, 2024, pp. 58--64."},{"key":"e_1_3_2_1_43_1","first-page":"1","volume-title":"ICCAD","author":"Li F.","year":"2022","unstructured":"F. Li, Y. Wang, Y. Cheng et al., \"GIA: A Reusable General Interposer Architecture for Agile Chiplet Integration,\" in Proc. ICCAD, 2022, pp. 1--9."},{"key":"e_1_3_2_1_44_1","first-page":"1","article-title":"Kite: A family of heterogeneous interposer topologies enabled via accurate interconnect modeling","author":"Bharadwaj S.","year":"2020","unstructured":"S. Bharadwaj, J. Yin, B. Beckmann, and T. Krishna, \"Kite: A family of heterogeneous interposer topologies enabled via accurate interconnect modeling,\" in Proc. DAC. IEEE, 2020, pp. 1--6.","journal-title":"Proc. DAC. IEEE"},{"key":"e_1_3_2_1_45_1","first-page":"1","volume-title":"DAC","author":"Iff P.","year":"2023","unstructured":"P. Iff, M. Besta, M. Cavalcante, T. Fischer, L. Benini, and T. Hoefler, \"HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement,\" in Proc. DAC, 2023, pp. 1--6."},{"key":"e_1_3_2_1_46_1","first-page":"1","volume-title":"DAC","author":"Zheng H.","year":"2020","unstructured":"H. Zheng, K. Wang, and A. Louri, \"A versatile and flexible chiplet-based system design for heterogeneous manycore architectures,\" in Proc. DAC, 2020, pp. 1--6."},{"key":"e_1_3_2_1_47_1","first-page":"355","volume-title":"ICCAD","author":"Murali S.","year":"2006","unstructured":"S. Murali, P. Meloni, F. Angiolini et al., \"Designing Application-Specific Networks on Chips with Floorplan Information,\" in Proc. ICCAD, 2006, pp. 355--362."},{"issue":"9","key":"e_1_3_2_1_48_1","first-page":"1423","article-title":"Universal chiplet interconnect express (UCIe): An open industry standard for innovations with chiplets at package level","volume":"12","author":"Sharma D. D.","year":"2022","unstructured":"D. D. Sharma, G. Pasdast, Z. Qian, and K. Aygun, \"Universal chiplet interconnect express (UCIe): An open industry standard for innovations with chiplets at package level,\" IEEE TCPMT, vol. 12, no. 9, pp. 1423--1431, 2022.","journal-title":"IEEE TCPMT"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910619"},{"key":"e_1_3_2_1_50_1","first-page":"9","article-title":"Bunch of wires: An open die-to-die interface","author":"Ardalan S.","year":"2020","unstructured":"S. Ardalan, H. Cirit, R. Farjad et al., \"Bunch of wires: An open die-to-die interface,\" in Proc. HOTI, 2020, pp. 9--16.","journal-title":"Proc. HOTI"},{"key":"e_1_3_2_1_51_1","first-page":"930","volume-title":"MICRO","author":"Feng Y.","year":"2023","unstructured":"Y. Feng, D. Xiang, and K. Ma, \"Heterogeneous die-to-die interfaces: Enabling more flexible chiplet interconnection systems,\" in Proc. MICRO, 2023, p. 930--943."},{"key":"e_1_3_2_1_52_1","first-page":"1456","article-title":"POPSTAR: A robust modular optical NoC architecture for chiplet-based 3D integrated systems","author":"Thonnart Y.","year":"2020","unstructured":"Y. Thonnart et al., \"POPSTAR: A robust modular optical NoC architecture for chiplet-based 3D integrated systems,\" in Proc. DATE, 2020, pp. 1456--1461.","journal-title":"Proc. DATE"},{"issue":"3","key":"e_1_3_2_1_53_1","first-page":"812","article-title":"HPPI: A high-performance photonic interconnect design for chiplet-based DNN accelerators","volume":"43","author":"Li G.","year":"2024","unstructured":"G. Li and Y. Ye, \"HPPI: A high-performance photonic interconnect design for chiplet-based DNN accelerators,\" IEEE TCAD, vol. 43, no. 3, pp. 812--825, 2024.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_54_1","first-page":"1059","volume-title":"HPCA","author":"Feng Y.","year":"2023","unstructured":"Y. Feng, D. Xiang, and K. Ma, \"A scalable methodology for designing efficient interconnection network of chiplets,\" in Proc. HPCA, 2023, pp. 1059--1071."},{"key":"e_1_3_2_1_55_1","first-page":"1047","volume-title":"DATE","author":"Taheri E.","year":"2022","unstructured":"E. Taheri, S. Pasricha et al., \"DeFT: A Deadlock-Free and Fault-Tolerant Routing Algorithm for 2.5D Chiplet Networks,\" in Proc. DATE, 2022, pp. 1047--1052."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1145\/3566097.3567911","volume-title":"ASPDAC","author":"Chiou H.-W.","year":"2023","unstructured":"H.-W. Chiou, J.-H. Jiang et al., \"Chiplet placement for 2.5 D IC with sequence pair based tree and thermal consideration,\" in Proc. ASPDAC, 2023, pp. 7--12."},{"key":"e_1_3_2_1_57_1","first-page":"1246","volume-title":"DATE","author":"Ma Y.","year":"2021","unstructured":"Y. Ma, L. Delshadtehrani et al., \"TAP-2.5D: A Thermally-Aware Chiplet Placement Methodology for 2.5D Systems,\" in Proc. DATE, 2021, pp. 1246--1251."},{"issue":"12","key":"e_1_3_2_1_58_1","first-page":"5183","article-title":"Cross-layer co-optimization of network design and chiplet placement in 2.5-D systems","volume":"39","author":"Coskun A.","year":"2020","unstructured":"A. Coskun et al., \"Cross-layer co-optimization of network design and chiplet placement in 2.5-D systems,\" IEEE TCAD, vol. 39, no. 12, pp. 5183--5196, 2020.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_59_1","volume-title":"ICCAD","author":"Hsu Y.","year":"2022","unstructured":"Y. Hsu, M.-H. Chung, Y.-W. Chang et al., \"Transitive Closure Graph-Based Warpage-Aware Floorplanning for Package Designs,\" in Proc. ICCAD, 2022."},{"key":"e_1_3_2_1_60_1","volume-title":"Yu et al., \"RLPlanner: Reinforcement learning based floorplanning for chiplets with fast thermal analysis,\" arXiv preprint","author":"Duan Y.","year":"2024","unstructured":"Y. Duan, X. Liu, Z. Yu et al., \"RLPlanner: Reinforcement learning based floorplanning for chiplets with fast thermal analysis,\" arXiv preprint, 2024."},{"key":"e_1_3_2_1_61_1","first-page":"935","volume-title":"ECTC","author":"Molter M.","year":"2023","unstructured":"M. Molter, R. Kumar, S. Koller et al., \"Thermal-Aware SoC Macro Placement and Multi-chip Module Design Optimization with Bayesian Optimization,\" in Proc. ECTC, 2023, pp. 935--942."},{"key":"e_1_3_2_1_62_1","first-page":"605","volume-title":"ISEDA","author":"Deng Z.","year":"2024","unstructured":"Z. Deng, Y. Duan, L. Shao et al., \"Chiplet Placement Order Exploration based on Learning to Rank with Graph Representation,\" in Proc. ISEDA, 2024, pp. 605--610."},{"key":"e_1_3_2_1_63_1","volume-title":"GLSVLSI","author":"Kabir M. A.","year":"2021","unstructured":"M. A. Kabir, D. Petranovic, and Y. Peng, \"Cross-boundary inductive timing optimization for 2.5 D chiplet-package co-design,\" in Proc. GLSVLSI, 2021."},{"key":"e_1_3_2_1_64_1","first-page":"1147","volume-title":"DAC","author":"Cai Y.-J.","year":"2021","unstructured":"Y.-J. Cai, Y. Hsu et al., \"Simultaneous pre-and free-assignment routing for multiple redistribution layers with irregular vias,\" in Proc. DAC, 2021, pp. 1147--1152."},{"key":"e_1_3_2_1_65_1","first-page":"178","volume-title":"ASPDAC","author":"Lee S.-Y.","year":"2022","unstructured":"S.-Y. Lee, D. Kim, K. Min et al., \"Signal-Integrity-Aware Interposer Bus Routing in 2.5 D Heterogeneous Integration,\" in Proc. ASPDAC, 2022, pp. 178--183."},{"key":"e_1_3_2_1_66_1","first-page":"1","volume-title":"DAC","author":"Chung M.-H.","year":"2023","unstructured":"M.-H. Chung, J.-W. Chuang, and Y.-W. Chang, \"Any-angle routing for redistribution layers in 2.5 D IC packages,\" in Proc. DAC, 2023, pp. 1--6."},{"key":"e_1_3_2_1_67_1","volume-title":"Ansys icepak. [Online]. Available: https:\/\/www.ansys.com\/products\/thermal\/ansys-icepak","author":"A. Inc.","year":"2024","unstructured":"A. Inc. (2024) Ansys icepak. [Online]. Available: https:\/\/www.ansys.com\/products\/thermal\/ansys-icepak"},{"key":"e_1_3_2_1_68_1","unstructured":"(2024) Hotspot7.0. [Online]. Available: https:\/\/github.com\/uvahotspot\/HotSpot"},{"key":"e_1_3_2_1_69_1","volume-title":"Wang et al., \"An Electrical-Thermal Co-Simulation Model of Chiplet Heterogeneous Integration Systems,\" IEEE TVLSI","author":"Ma X.","year":"2024","unstructured":"X. Ma, Q. Xu, C. Wang et al., \"An Electrical-Thermal Co-Simulation Model of Chiplet Heterogeneous Integration Systems,\" IEEE TVLSI, 2024."},{"key":"e_1_3_2_1_70_1","volume-title":"ASPDAC","author":"Chen L.","year":"2022","unstructured":"L. Chen, W. Jin, and S. X.-D. Tan, \"Fast thermal analysis for chiplet design based on graph convolution networks,\" in Proc. ASPDAC, 2022."},{"key":"e_1_3_2_1_71_1","volume-title":"ASPDAC","author":"Dong X.","year":"2024","unstructured":"X. Dong, S. Sun, Y. Jiang et al., \"SPIRAL: Signal-Power Integrity Co-Analysis for High-Speed Inter-Chiplet Serial Links Validation,\" in Proc. ASPDAC, 2024."},{"key":"e_1_3_2_1_72_1","first-page":"1716","volume-title":"ECTC","author":"Miao W.","year":"2024","unstructured":"W. Miao, Z. Xie, C. S. Tan et al., \"Deep reinforcement learning-based power distribution network design optimization for multi-chiplet system,\" in Proc. ECTC, 2024, pp. 1716--1723."},{"key":"e_1_3_2_1_73_1","first-page":"1","volume-title":"DAC","author":"Liu W.-H.","year":"2014","unstructured":"W.-H. Liu, M.-S. Chang, and T.-C. Wang, \"Floorplanning and signal assignment for silicon interposer-based 3D ICs,\" in Proc. DAC, 2014, pp. 1--6."},{"key":"e_1_3_2_1_74_1","first-page":"513","volume-title":"ASPDAC","author":"Osmolovskyi S.","year":"2018","unstructured":"S. Osmolovskyi, J. Knechtel, I. L. Markov, and J. Lienig, \"Optimal die placement for interposer-based 3D ICs,\" in Proc. ASPDAC, 2018, pp. 513--520."},{"key":"e_1_3_2_1_75_1","first-page":"458","volume-title":"DAC","author":"Chang Y.-C.","year":"2000","unstructured":"Y.-C. Chang, Y.-W. Chang, G.-M. Wu et al., \"B*-trees: A new representation for non-slicing floorplans,\" in Proc. DAC, 2000, p. 458--463."},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.5555\/224841.225094"},{"key":"e_1_3_2_1_77_1","first-page":"8","volume-title":"ICCAD","author":"Hong X.","year":"2000","unstructured":"X. Hong, G. Huang et al., \"Corner block list: an effective and efficient topological representation of non-slicing floorplan,\" in Proc. ICCAD, 2000, pp. 8--12."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_79_1","volume-title":"Wang et al., \"Benchmarking end-to-end performance of ai-based chip placement algorithms,\" arXiv preprint","author":"Wang Z.","year":"2024","unstructured":"Z. Wang, Z. Geng, Z. Tu, J. Wang et al., \"Benchmarking end-to-end performance of ai-based chip placement algorithms,\" arXiv preprint, 2024."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1145\/1102351.1102363","volume-title":"ICML","author":"Burges C.","year":"2005","unstructured":"C. Burges, T. Shaked, E. Renshaw et al., \"Learning to rank using gradient descent,\" in Proc. ICML, 2005, pp. 89--96."},{"key":"e_1_3_2_1_81_1","volume-title":"Comsol multiphysics. [Online]. Available: https:\/\/www.comsol.com\/comsol-multiphysics","author":"C.","year":"2024","unstructured":"C. AB. (2024) Comsol multiphysics. [Online]. Available: https:\/\/www.comsol.com\/comsol-multiphysics"}],"event":{"name":"ASPDAC '25: 30th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '25","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEICE","IPSJ","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 30th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3703134","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3658617.3703134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T01:17:53Z","timestamp":1750295873000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3658617.3703134"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,20]]},"references-count":81,"alternative-id":["10.1145\/3658617.3703134","10.1145\/3658617"],"URL":"https:\/\/doi.org\/10.1145\/3658617.3703134","relation":{},"subject":[],"published":{"date-parts":[[2025,1,20]]},"assertion":[{"value":"2025-03-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}