{"id":"https://openalex.org/W4205438289","doi":"https://doi.org/10.1016/j.vlsi.2021.12.007","title":"A 2.0\u20132.9 GHz ring-based injection-locked clock multiplier using a self-alignment frequency-tracking loop for reference spur reduction","display_name":"A 2.0\u20132.9 GHz ring-based injection-locked clock multiplier using a self-alignment frequency-tracking loop for reference spur reduction","publication_year":2022,"publication_date":"2022-01-08","ids":{"openalex":"https://openalex.org/W4205438289","doi":"https://doi.org/10.1016/j.vlsi.2021.12.007"},"language":"en","primary_location":{"id":"doi:10.1016/j.vlsi.2021.12.007","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2021.12.007","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087903113","display_name":"Rongjin Xu","orcid":"https://orcid.org/0000-0003-0632-2775"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Rongjin Xu","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai 201203, China"],"raw_orcid":"https://orcid.org/0000-0003-0632-2775","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai 201203, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023085804","display_name":"Dawei Ye","orcid":"https://orcid.org/0000-0002-1963-149X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dawei Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and Systems, Fudan University, Shanghai 201203, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, Shanghai 201203, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036775341","display_name":"C.\u2010J. Richard Shi","orcid":"https://orcid.org/0000-0002-3157-3464"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.-J. Richard Shi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Washington, Seattle, WA 98195, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Washington, Seattle, WA 98195, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087903113"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":{"value":2150,"currency":"USD","value_usd":2150},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00360682,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"84","issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.688534677028656},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6469262838363647},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.620826780796051},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.5263679623603821},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.49933338165283203},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4920026957988739},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.4854598641395569},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4688250720500946},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.465621680021286},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.45719942450523376},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4509151577949524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3819867670536041},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.38122498989105225},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.26803189516067505},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2621958255767822},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25246772170066833},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2347436249256134},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16751065850257874},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.15056690573692322}],"concepts":[{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.688534677028656},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6469262838363647},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.620826780796051},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.5263679623603821},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.49933338165283203},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4920026957988739},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.4854598641395569},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4688250720500946},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.465621680021286},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.45719942450523376},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4509151577949524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3819867670536041},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.38122498989105225},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.26803189516067505},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2621958255767822},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25246772170066833},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2347436249256134},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16751065850257874},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.15056690573692322},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.vlsi.2021.12.007","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2021.12.007","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G6271259443","display_name":null,"funder_award_id":"2018SHZDZX01","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"}],"funders":[{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1948778041","https://openalex.org/W1965272013","https://openalex.org/W1979531461","https://openalex.org/W2001782539","https://openalex.org/W2043352802","https://openalex.org/W2066871406","https://openalex.org/W2069335439","https://openalex.org/W2088914341","https://openalex.org/W2097406868","https://openalex.org/W2100957399","https://openalex.org/W2107514446","https://openalex.org/W2108324407","https://openalex.org/W2119123494","https://openalex.org/W2120500930","https://openalex.org/W2121618828","https://openalex.org/W2121854746","https://openalex.org/W2153267648","https://openalex.org/W2161139924","https://openalex.org/W2164254273","https://openalex.org/W2172477025","https://openalex.org/W2278271369","https://openalex.org/W2295656041","https://openalex.org/W2462522525","https://openalex.org/W2559073178","https://openalex.org/W2570002238","https://openalex.org/W2754812974","https://openalex.org/W2790721690","https://openalex.org/W2801331088","https://openalex.org/W2895509314","https://openalex.org/W2896904406","https://openalex.org/W2899996489","https://openalex.org/W2901368319","https://openalex.org/W2913630574","https://openalex.org/W2946097807","https://openalex.org/W2948830776","https://openalex.org/W3040703042","https://openalex.org/W3085612199","https://openalex.org/W3201131231","https://openalex.org/W4250670801","https://openalex.org/W6683928067","https://openalex.org/W6784250582"],"related_works":["https://openalex.org/W2538722267","https://openalex.org/W2066059486","https://openalex.org/W2218086155","https://openalex.org/W2008077239","https://openalex.org/W2098709828","https://openalex.org/W1491025498","https://openalex.org/W2893412776","https://openalex.org/W2895746866","https://openalex.org/W2350889319","https://openalex.org/W4205438289"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}