{"id":"https://openalex.org/W2137095953","doi":"https://doi.org/10.1109/4.604094","title":"GaAs pseudodynamic latched logic for high performance processor cores","display_name":"GaAs pseudodynamic latched logic for high performance processor cores","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W2137095953","doi":"https://doi.org/10.1109/4.604094","mag":"2137095953"},"language":"en","primary_location":{"id":"doi:10.1109/4.604094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.604094","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089728021","display_name":"Jos\u00e9 F. L\u00f3pez","orcid":"https://orcid.org/0000-0002-6304-2801"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J.F. Lopez","raw_affiliation_strings":["Centre for Applied Microelectronics, University of Las Palmas, Spain"],"affiliations":[{"raw_affiliation_string":"Centre for Applied Microelectronics, University of Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011814002","display_name":"Kamran Eshraghian","orcid":null},"institutions":[{"id":"https://openalex.org/I12079687","display_name":"Edith Cowan University","ror":"https://ror.org/05jhnwe22","country_code":"AU","type":"education","lineage":["https://openalex.org/I12079687"]},{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"K. Eshraghian","raw_affiliation_strings":["Edith Cowan University, Perth, Australia","University of Adelaide, Australia"],"affiliations":[{"raw_affiliation_string":"Edith Cowan University, Perth, Australia","institution_ids":["https://openalex.org/I12079687"]},{"raw_affiliation_string":"University of Adelaide, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047871791","display_name":"Roberto Sarmiento","orcid":"https://orcid.org/0000-0002-4843-0507"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Sarmiento","raw_affiliation_strings":["Centre for Applied Microelectronics, University of Las Palmas, Spain"],"affiliations":[{"raw_affiliation_string":"Centre for Applied Microelectronics, University of Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":null,"display_name":"A. Nunez","orcid":null},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Nunez","raw_affiliation_strings":["Centre for Applied Microelectronics, University of Las Palmas, Spain"],"affiliations":[{"raw_affiliation_string":"Centre for Applied Microelectronics, University of Las Palmas, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040978000","display_name":"Derek Abbott","orcid":"https://orcid.org/0000-0002-0945-2674"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"D. Abbott","raw_affiliation_strings":["The Centre for Gallium Arsenide Vlsi Technology Chiptec, University of Adelaide, SA, Australia"],"affiliations":[{"raw_affiliation_string":"The Centre for Gallium Arsenide Vlsi Technology Chiptec, University of Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5089728021"],"corresponding_institution_ids":["https://openalex.org/I119635470"],"apc_list":null,"apc_paid":null,"fwci":2.6902,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.89830288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"32","issue":"8","first_page":"1297","last_page":"1303"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6010857820510864},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5923078060150146},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5087211728096008},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.49446749687194824},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4422563314437866},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4370129108428955},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43572425842285156},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.435680627822876},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.41853466629981995},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3196931779384613},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2708978056907654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20325064659118652},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16293582320213318},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10112199187278748}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6010857820510864},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5923078060150146},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5087211728096008},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.49446749687194824},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4422563314437866},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4370129108428955},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43572425842285156},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.435680627822876},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.41853466629981995},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3196931779384613},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2708978056907654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20325064659118652},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16293582320213318},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10112199187278748},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/4.604094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.604094","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:accedacris.ulpgc.es:10553/45088","is_oa":false,"landing_page_url":"http://hdl.handle.net/10553/45088","pdf_url":null,"source":{"id":"https://openalex.org/S4306400136","display_name":"Acceda (Universidad de Las Palmas de Gran Canaria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Journal of Solid-State Circuits[ISSN 0018-9200],v. 32, p. 1297-1303","raw_type":"info:eu-repo/semantics/Article"},{"id":"pmh:oai:digital.library.adelaide.edu.au:2440/2364","is_oa":false,"landing_page_url":"http://hdl.handle.net/2440/2364","pdf_url":null,"source":{"id":"https://openalex.org/S4306401835","display_name":"Adelaide Research & Scholarship (AR&S) (University of Adelaide)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5681781","host_organization_name":"The University of Adelaide","host_organization_lineage":["https://openalex.org/I5681781"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dx.doi.org/10.1109/4.604094","raw_type":"Journal article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320988","display_name":"Edith Cowan University","ror":"https://ror.org/05jhnwe22"},{"id":"https://openalex.org/F4320325530","display_name":"Universit\u00e4t Ulm","ror":"https://ror.org/032000t02"},{"id":"https://openalex.org/F4320334704","display_name":"Australian Research Council","ror":"https://ror.org/05mmh0f86"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1588304675","https://openalex.org/W1881609135","https://openalex.org/W1899160958","https://openalex.org/W1973390241","https://openalex.org/W1985869642","https://openalex.org/W2004535041","https://openalex.org/W2006097283","https://openalex.org/W2012289548","https://openalex.org/W2055234166","https://openalex.org/W2075469089","https://openalex.org/W2080091536","https://openalex.org/W2106178767","https://openalex.org/W2115521792","https://openalex.org/W2120946850","https://openalex.org/W2120978670","https://openalex.org/W2137101947","https://openalex.org/W2140318880","https://openalex.org/W2152925410","https://openalex.org/W2163249260","https://openalex.org/W2165021473","https://openalex.org/W2167179327","https://openalex.org/W2172153463"],"related_works":["https://openalex.org/W2994343469","https://openalex.org/W1905312773","https://openalex.org/W1966764473","https://openalex.org/W1553855433","https://openalex.org/W1488117239","https://openalex.org/W2139569078","https://openalex.org/W4252227487","https://openalex.org/W2197466303","https://openalex.org/W2170504327","https://openalex.org/W2034419237"],"abstract_inverted_index":{"A":[0],"novel":[1],"GaAs":[2],"logic":[3,7,23,80,104],"family,":[4],"pseudodynamic":[5],"latched":[6],"(PDLL),":[8],"is":[9,15,24,32],"presented":[10],"in":[11],"this":[12,45,77],"paper.":[13],"It":[14],"composed":[16],"of":[17,44,51,61,73,79,96,122],"a":[18,27,40],"dynamic":[19,41,55],"circuit":[20],"where":[21],"the":[22,36,71,74,120],"performed":[25],"and":[26,54,57,107],"static":[28,53],"latch":[29,75],"whose":[30],"function":[31],"to":[33,82,99],"permanently":[34],"refresh":[35],"stored":[37],"data":[38,97],"on":[39],"node.":[42],"Because":[43],"hybrid":[46],"structure,":[47],"PDLL":[48],"takes":[49],"advantage":[50],"both":[52],"families":[56],"thus,":[58],"permits":[59,76],"implementation":[60],"very":[62,124],"complex":[63],"structures":[64],"with":[65],"good":[66],"speed-area":[67],"power":[68],"tradeoff.":[69],"Moreover,":[70],"inclusion":[72],"class":[78],"family":[81],"be":[83],"highly":[84],"efficient":[85],"for":[86,119],"pipelined":[87],"systems":[88],"working":[89],"even":[90],"at":[91],"high":[92],"temperature":[93],"without":[94],"loss":[95],"due":[98],"leakage":[100],"currents.":[101],"Barrel-shifters,":[102],"programmable":[103],"arrays":[105],"(PLA's),":[106],"carry":[108],"lookahead":[109],"adders":[110],"(CLA's)":[111],"were":[112],"verified":[113],"by":[114],"simulations":[115],"demonstrating":[116],"its":[117],"feasibility":[118],"development":[121],"high-performance":[123],"large":[125],"scale":[126],"integration":[127],"(VLSI)":[128],"systems.":[129]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}