{"id":"https://openalex.org/W2170532662","doi":"https://doi.org/10.1109/cisis.2008.39","title":"Memory System Design for a Multi-core Processor","display_name":"Memory System Design for a Multi-core Processor","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2170532662","doi":"https://doi.org/10.1109/cisis.2008.39","mag":"2170532662"},"language":"en","primary_location":{"id":"doi:10.1109/cisis.2008.39","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cisis.2008.39","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Complex, Intelligent and Software Intensive Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100666668","display_name":"Jianjun Guo","orcid":"https://orcid.org/0000-0001-7901-4373"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jianjun Guo","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101178638","display_name":"Mingche Lai","orcid":"https://orcid.org/0009-0003-5681-0010"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingche Lai","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007561479","display_name":"Zhengyuan Pang","orcid":"https://orcid.org/0000-0003-0321-4891"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengyuan Pang","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044840341","display_name":"Libo Huang","orcid":"https://orcid.org/0000-0001-7878-3998"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Libo Huang","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100777572","display_name":"Fangyuan Chen","orcid":"https://orcid.org/0000-0003-4036-651X"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fangyuan Chen","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059606248","display_name":"Kui Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kui Dai","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101457904","display_name":"Zhiying Wang","orcid":"https://orcid.org/0009-0003-6888-3890"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiying Wang","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100666668"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":1.0398,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82206295,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"601","last_page":"606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8254053592681885},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6613953113555908},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5735230445861816},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.5243549346923828},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5241958498954773},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5205891728401184},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5153045654296875},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5055255889892578},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.473537415266037},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47009751200675964},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4607227146625519},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4503990411758423},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.4258689284324646},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4257635474205017},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4251289963722229},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4168205261230469}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8254053592681885},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6613953113555908},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5735230445861816},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.5243549346923828},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5241958498954773},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5205891728401184},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5153045654296875},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5055255889892578},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.473537415266037},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47009751200675964},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4607227146625519},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4503990411758423},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.4258689284324646},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4257635474205017},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4251289963722229},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4168205261230469}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cisis.2008.39","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cisis.2008.39","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Complex, Intelligent and Software Intensive Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W184587476","https://openalex.org/W1535846318","https://openalex.org/W1555915743","https://openalex.org/W1828240356","https://openalex.org/W1855438859","https://openalex.org/W1977462696","https://openalex.org/W1987225815","https://openalex.org/W2010620141","https://openalex.org/W2018492384","https://openalex.org/W2029171059","https://openalex.org/W2105680229","https://openalex.org/W2120692212","https://openalex.org/W2121992957","https://openalex.org/W2159535674","https://openalex.org/W2161902817","https://openalex.org/W2162830667","https://openalex.org/W2163764012","https://openalex.org/W2170415467","https://openalex.org/W2725179571","https://openalex.org/W2788962374","https://openalex.org/W4285719527","https://openalex.org/W6654995185"],"related_works":["https://openalex.org/W2141363922","https://openalex.org/W2115782696","https://openalex.org/W2217292995","https://openalex.org/W2072955902","https://openalex.org/W3145643808","https://openalex.org/W2399041033","https://openalex.org/W2081928868","https://openalex.org/W12620440","https://openalex.org/W2000122388","https://openalex.org/W2088347047"],"abstract_inverted_index":{"Multi-core":[0],"processor":[1,22,37],"has":[2],"become":[3],"hot":[4],"research":[5],"area":[6],"recently.":[7],"Cache":[8],"results":[9],"in":[10,20,24],"high":[11],"cost":[12],"to":[13,83],"maintain":[14],"consistency":[15],"between":[16],"different":[17],"data":[18,65],"copies":[19],"multi-core":[21,36],"especially":[23],"many-core":[25],"processor.":[26],"A":[27],"hybrid":[28],"memory":[29,59],"architecture":[30],"is":[31,73,81],"proposed":[32,58],"for":[33,41,46],"the":[34,52,57,85],"specific":[35],"which":[38],"uses":[39],"cache":[40,70,78],"instruction":[42,62],"while":[43],"local":[44,64],"storage":[45],"data.":[47],"This":[48],"paper":[49],"focuses":[50],"on":[51],"design":[53],"and":[54,71,75],"optimization":[55],"of":[56],"architecture.":[60],"L1":[61],"cache,":[63],"storage,":[66],"DMA":[67],"engine,":[68],"L2":[69,77],"MMU":[72],"designed":[74],"optimized.":[76],"replacement":[79],"strategy":[80],"studied":[82],"reduce":[84],"total":[86],"miss":[87],"cost.":[88]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}