{"id":"https://openalex.org/W2129791908","doi":"https://doi.org/10.1109/async.2013.13","title":"Can QDI Combinational Circuits be Implemented without C-elements?","display_name":"Can QDI Combinational Circuits be Implemented without C-elements?","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2129791908","doi":"https://doi.org/10.1109/async.2013.13","mag":"2129791908"},"language":"en","primary_location":{"id":"doi:10.1109/async.2013.13","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2013.13","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111880499","display_name":"Fu-Chiung Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I65196183","display_name":"Tatung University","ror":"https://ror.org/030m18266","country_code":"TW","type":"education","lineage":["https://openalex.org/I65196183"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Fu-Chiung Cheng","raw_affiliation_strings":["Dept. of Comput. Sci. & Eng., Tatung Univ., Taipei, China","[Dept. of Comput. Sci. & Eng., Tatung Univ., Taipei, China]"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Tatung Univ., Taipei, China","institution_ids":["https://openalex.org/I65196183"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., Tatung Univ., Taipei, China]","institution_ids":["https://openalex.org/I65196183"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100435616","display_name":"Chi Chen","orcid":"https://orcid.org/0000-0001-8008-7043"},"institutions":[{"id":"https://openalex.org/I65196183","display_name":"Tatung University","ror":"https://ror.org/030m18266","country_code":"TW","type":"education","lineage":["https://openalex.org/I65196183"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi Chen","raw_affiliation_strings":["Dept. of Comput. Sci. & Eng., Tatung Univ., Taipei, China","[Dept. of Comput. Sci. & Eng., Tatung Univ., Taipei, China]"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Tatung Univ., Taipei, China","institution_ids":["https://openalex.org/I65196183"]},{"raw_affiliation_string":"[Dept. of Comput. Sci. & Eng., Tatung Univ., Taipei, China]","institution_ids":["https://openalex.org/I65196183"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111880499"],"corresponding_institution_ids":["https://openalex.org/I65196183"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.70939434,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"134","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/handshaking","display_name":"Handshaking","score":0.8765853643417358},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7115699052810669},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.7041794061660767},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6012247800827026},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5129560828208923},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4803963005542755},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4464600682258606},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.42446303367614746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3372747302055359},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32640624046325684},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3065595030784607},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30332475900650024},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21711957454681396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15476271510124207},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09965771436691284},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06790366768836975}],"concepts":[{"id":"https://openalex.org/C58861099","wikidata":"https://www.wikidata.org/wiki/Q548838","display_name":"Handshaking","level":2,"score":0.8765853643417358},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7115699052810669},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.7041794061660767},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6012247800827026},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5129560828208923},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4803963005542755},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4464600682258606},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.42446303367614746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3372747302055359},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32640624046325684},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3065595030784607},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30332475900650024},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21711957454681396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15476271510124207},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09965771436691284},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06790366768836975},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/async.2013.13","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2013.13","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4300000071525574,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W189036309","https://openalex.org/W1528837436","https://openalex.org/W1533710763","https://openalex.org/W1987360731","https://openalex.org/W2009625126","https://openalex.org/W2015420475","https://openalex.org/W2029430885","https://openalex.org/W2088643059","https://openalex.org/W2097389088","https://openalex.org/W2100465945","https://openalex.org/W2106987529","https://openalex.org/W2112255682","https://openalex.org/W2125625632","https://openalex.org/W2129183345","https://openalex.org/W2133454100","https://openalex.org/W2134829921","https://openalex.org/W2137978379","https://openalex.org/W2142118396","https://openalex.org/W2145413322","https://openalex.org/W2145556683","https://openalex.org/W2146474272","https://openalex.org/W2147779504","https://openalex.org/W2148339609","https://openalex.org/W2158099759","https://openalex.org/W2162443932","https://openalex.org/W2165341302","https://openalex.org/W2487142227","https://openalex.org/W3143290261","https://openalex.org/W3210523556","https://openalex.org/W4231670955","https://openalex.org/W4233171134","https://openalex.org/W4242865834","https://openalex.org/W4247600734","https://openalex.org/W6631725144","https://openalex.org/W6681038919","https://openalex.org/W6681265066","https://openalex.org/W6802779965"],"related_works":["https://openalex.org/W2882999853","https://openalex.org/W1997191995","https://openalex.org/W2059936816","https://openalex.org/W2351312779","https://openalex.org/W3004736401","https://openalex.org/W4287870844","https://openalex.org/W2043388327","https://openalex.org/W2074526596","https://openalex.org/W2169337913","https://openalex.org/W4242010157"],"abstract_inverted_index":{"Quasi-Delay":[0],"insensitive":[1],"(QDI)":[2],"circuits":[3,10,31],"are":[4,16],"the":[5,54],"most":[6],"robust":[7],"and":[8,15,21,45,66,83,96],"practical":[9],"that":[11,29],"can":[12],"be":[13,33],"built":[14],"resilient":[17],"to":[18,37,53,72],"process,":[19],"temperature":[20],"voltage":[22],"variations.":[23],"It":[24],"is":[25],"a":[26,59],"common":[27],"belief":[28],"QDI":[30,62],"should":[32],"implemented":[34],"with":[35,80],"C-elements":[36,65],"prevent":[38],"timing":[39],"violation":[40],"from":[41,48],"internal":[42],"unstable":[43],"signals":[44],"they":[46],"suffer":[47],"high":[49],"area":[50],"overhead":[51],"due":[52],"C-elements.":[55],"This":[56],"paper":[57],"proposes":[58],"novel":[60],"cost-efficient":[61],"model":[63,79],"without":[64],"presents":[67],"an":[68],"automatic":[69],"synthesis":[70],"scheme":[71],"translate":[73],"any":[74],"Boolean":[75],"function":[76],"into":[77],"our":[78],"4-phase":[81],"handshaking":[82],"dual-rail":[84],"encoding.":[85],"Experimental":[86],"results":[87],"in":[88],"FPGAs":[89],"indicate":[90],"significant":[91],"cost":[92],"reduction":[93],"over":[94],"NCL_D":[95],"NCL_X":[97],"design.":[98]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}